## Qucs

#### A Report

### Verilog-A compact device models for GaAs MESFETs

Mike Brinson

Copyright © 2008 Mike Brinson <mbrin72043@yahoo.co.uk>

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation. A copy of the license is included in the section entitled "GNU Free Documentation License".

#### Introduction

A previous Ques Report<sup>1</sup> described a MESFET model based on an equation defined device (EDD) representation of the level 1 Curtice model. This model evolved as a test example during the initial Ques EDD development phase. Today the EDD model is popular amongst Ques users as either a powerful non-linear component in it's own right or as the basis of a component prototyping system for constructing compact Verilog-A device models, translated with ADMS to C++ code, compiled to object code and finally linked to the main body of the Ques program code. Over the last year the Ques development team has invested a significant amount of time improving both EDD prototyping and Verilog-A compact device/circuit model development, making the development process more transparent to anyone interested in trying their hand at model construction. One branch of the current Ques modelling activities is concentrating on adding new models which fill in some of the gaps in the Ques released model lists. One such model in this category is the GaAs MESFET. This report outlines the background and mathematical basis for a number of MESFET models. These have been coded in Verilog-A and tested using recent Ques CVS code. They will be included in the next full release of Ques.

#### The GaAs MESFET

The metal-semiconductor FET (MESFET) is a Schottky-barrier gate FET which is normally made from Gallium Arsenide. It is a popular device for high frequency applications because of it's high electron mobility and usable gain at microwave frequencies. An early simulation model for the MESFET device was developed by Walter R. Curtice<sup>2</sup> in 1980 at the RCA Laboratory in Princeton, New Jersey, USA. Since Curtice published his original MEFET model a number of authors have contributed improvements to the basic model, including for example Statz *et. al.* (Raytheon)<sup>3</sup> and TriQuint Semiconductor Inc.<sup>4</sup>. These models form the basis of the Ques MESFET model described in this report.

#### The Ques MESFET model

Parameters

Name	Symbol	Description	Unit	Default
LEVEL		model selector		1

<sup>1</sup>M. Brinson and S. Jahn, Ques: Compact device- circuit macromodel specification; A Curtice level 1 MESFET model, http://ques.sourceforge.net/docs.html

<sup>2</sup>W.R. Curtice, 1980, A MESFET model for use in the design of GaAs integrated circuits, IEEE Transactions on Microwave Theory and Techniques, MTT-28, pp. 448-456.

<sup>3</sup>H. Statz, P. Newman, I.W. Smith, R.A. Pucel, and H.A. Haus, gaAs FET Device and Circuit Simulation in SPICE, IEEE Transactions on Electron Devices, Vol. 34, pp. 160-169, Feb. 1987.

<sup>4</sup>For example, D.H. Smith, TOM-2: An improved Model for GaAs MESFETs, TriQuint Report, TriQuint Semiconductor, Inc Fe. 27, 1995 (11 pages).

Name	Symbol	Description	Unit	Default
Vto	$V_{to}$	gate threshold voltage		-1.8
Beta	eta	transconductance parameter		$3\mathrm{m}$
Alpha	$\alpha$	coefficient of Vds in tanh function		2.25
Lambda	$\lambda$	channel length modulation parameter	1/V	0.05
В	B	doping profile parameter	1/V	0
$\operatorname{Qp}$	Qp	power law exponent parameter		2.1
Delta	$\delta$	power feedback parameter	1/W	0.1
Vmax	Vmax	maximum junction voltage be-	V	0.5
		fore cap. limiting		
Vdelta1	V delta 1	capacitance saturation transi-	V	0.3
		tion voltage	<b>T</b> 7	0.0
Vdelta2	V delta2	capacitance threshold transi-	V	0.2
Nac	λ7	tion voltage		1
	IN SC	diada gatumatian surrant	٨	1 10f
IS N	$I_S$	diode saturation current	А	101
IN Vb;	IV Vhi	huilt in gate notential	V	1
V DI D-r	V Ul Dei	diada brashdarm veltare	V	1.0
	DV V	diode breakdown voltage	V	00
Λ11	$\Lambda_{TI}$	alode saturation current tem-		0
TAU	au	internal time delay from drain	S	10n
1110	1	to source	5	rob
$\operatorname{Rin}$	Rin	series resistance to Cgs	$\Omega$	$1\mathrm{m}$
$\mathrm{Fc}$	Fc	forward-bias depletion capaci-		0.5
٨	4	tance coefficient		1
Area	Area	area factor	<b>T</b> 7	1 11
Eg	Eg	bandgap voltage	V	1.11
	M	grading coemcient	F	0.5
Cgs	Cgs	zero-bias gate-source capacitance	F F	0.2p
Cga	Cga	zero-bias gate-drain capacitance	F F	1p 1
Datata	Cas	Zero-bias drain-source capacitance		1p 0
Detatc		Alube to a second signature coefficient	%/C	0
Alphate	Alphatc Commenter	Alpha temperature coefficient	%/C	0
Gammatc	Gammatc N -	Gamma temperature coemcient	%/U	
Ng NJ	NG	subthreshold drain pull parameter		2.00
ING II EVELS	NA	subtineshold drain pull parameter		-0.19
	ILEVELS IIEVEID	drain source current equation selector		ა ი
	1 LEV ELD	gate source current equation selector		ა ე
OI EVEI D	QLEVELS OIFVEIC	gate-source charge equation selector		∠ ?
OI EVELDO	GLEVELS OIFVEIDO	drain source charge equation selector		∠ ?
QULU V LUS Vtata	QUEVELDS Vtote	Vto tomporature coefficient	V/C	2 0
	Ra	vio temperature coencient	$\mathbf{v}_{\mathbf{v}}$	5 1
ng	тц	Sand serves resignation	26	0.1

Name	Symbol	Description	Unit	Default
Rd	Rd	drain series resistance	Ω	1.3
$\operatorname{Rs}$	Rs	source series resistance	Ω	1.3
Rgtc	Rgtc	gate series resistance tempera-	1/C	0
Rdtc	Rdtc	ture coefficient drain series resistance temper-	1/C	0
Rstc	Rstc	ature coefficient source series resistance tem-	1/C	0
		perature coefficient		
Ibv	Ibv	gate reverse breakdown current	А	$1\mathrm{m}$
Rf	Rf	forward bias slope resistance	Ω	10
R1	R1	breakdown slope resistance	Ω	10
Af	Af	Flicker noise exponent		1.0
Kf	Kf	flicker noise coefficient		0.0
Gdsnoi	Gdnsnoi	shot noise coefficient		1.0
Tnom	Tnom	device parameter measure-	$^{\circ}\mathrm{C}$	26.85
Temp	Temp	ment temperature device circuit temperature	°C	26.85

Where parameter LEVEL selects a MESFET model listed in Table 2.

LEVEL MESFET model type

- 1 Quadratic Curtice basic form
- 2 Quadratic Curtice basic plus subthreshold properties
- 3 Statz et. al. (Raytheon) same as SPICE 3f5
- 4 TriQuint TOM 1 model
- 5 TriQuint TOM 2 model

Table 2: Ques MESFET model types

MESFET gate current equations can be selected by setting parameters ILEVELS and ILEVELD. Table 3 lists the available options.

ILEVELS - ILEVELD	Gate-source current	Gate-drain current
0	Igs=0	Igd=0
1	Linear no reverse breakdown	Linear no reverse breakdown
2	Linear with reverse breakdown	Linear with reverse breakdown
3	Diode no reverse breakdown	Diode no reverse breakdown
4	Diode with reverse breakdown	Diode with reverse breakdown

Table 3: Ques MESFET gate current model types

MESFET charge equations can be selected by setting parameters QLEVELS, QLEVELD and QLEVELDS. Table 4 lists the available options. Although it is possible to mix the

five basic MESFET models with different gate current and charge equation models the common default models are the ones listed in Table 5.

QLEVELS		QLEVELD		QLEVELDS	
0	Qgs=0	0	Qgd=0	0	Qds=0
1	Constant cap.	1	Constant cap.	1	Constant cap.
2	Diode	2	Diode	2	Constant cap.+ transit
3	Statz	3	Statz		

Table 4: Ques MESFET charge equation types

Model	LEVEL	ILEVELS	ILEVELD	QLEVELS	QLEVELD	QLEVELDS
Curtice L1	1	0 to $4$	0 to $4$	0 to $2$	0 to $2$	0 to $2$
Curtice (Adv.)	2	0 to $4$	0 to 4	0 to $2$	0 to $2$	0  to  2
Statz-Raytheon	3	4	4	3	3	2
TOM 1	4	4	4	3	3	2
TOM 2	5	4	4	3	3	2

Table 5: Ques MESET default selection parameters

#### The Qucs MESFET simulation model

The large signal equivalent circuit for the Ques MESFET model is illustrated in Fig. 1. The currents flowing in each of the circuit branches are given by the Verilog-A code fragment shown in Fig. 1. The Verilog-A HDL code for the entire Ques MESFET model is available from the Ques CVS archive<sup>5</sup>. In order to simulate the operation of an MESFET, equations based on the physical operation of the device are required for all the current contribution components in Fig. 1. These equations are presented in the remaining sections of this report. Examples are also introduced to demonstrate the simulation performance of each model.

#### **MESFET** gate current equations

- ILEVELS = 0: Igs = 0 A
- ILEVELS = 1: if (V(b1) > Vbi)

$$Igs = \frac{V(b1) - Vbi}{Rf} \tag{1}$$

<sup>&</sup>lt;sup>5</sup>http://qucs.sourceforge.net/

else

$$Igs = -Area \cdot Is + GMIN \cdot V(b1)$$

 $Igs1 = -Area \cdot Is + GMIN \cdot V(b1)$ 

• ILEVELS = 2: if (V(b1) > Vbi)

$$Igs1 = \frac{V(b1) - Vbi}{Rf} \tag{2}$$

else

if V(b1) < -Bv

$$Igs2 = \frac{V(b1) - Vbi}{R1} \tag{3}$$

$$Igs = Igs1 + Igs2 \tag{4}$$

• ILEVELS = 3: if (V(b1) > Vbi)

$$Igs = Is\_T2 \cdot \left\{ limexp\left(\frac{V(b1)}{N \cdot Vt\_T2}\right) - 1.0 \right\} + GMIN \cdot V(b1)$$
(5)  
$$Igs = -Is\_T2 + GMIN \cdot V(b1)$$

else

• ILEVELS = 4: if 
$$(V(b1) > -5 \cdot N \cdot Vt_T2)$$

$$Igs1 = Area \cdot Is\_T2 \cdot \left\{ limexp\left(\frac{V(b1)}{N \cdot Vt\_T2}\right) - 1.0 \right\} + GMIN \cdot V(b1)$$
(6)

else Igs1 = 0

if (V(b1) = -Bv)

if 
$$((-Bv < V(b1))$$
 and  $(V(b1) < -5 \cdot N \cdot Vt_T 2))$   

$$Igs2 = -Area \cdot Is_T 2 + GMIN \cdot V(b1)$$
(7)

Iqs3 = 0

else

$$Igs2 = 0$$

$$Igs3 = -Ibv \tag{8}$$

else

$$Igs4 = -Area \cdot Is\_T2 \cdot \left\{ limexp\left(\frac{-(Bv + V(b1))}{Vt\_T2}\right) - 1.0 + \frac{Bv}{Vt\_T2} \right\}$$
(9)

else Iqs4 = 0

$$Igs = Igs1 + Igs2 + Igs3 + Igs4 \tag{10}$$

Where xx\_T2 indicates the values of temperature dependent parameters at circuit temperature T2. See later sections of this report for more details. The gate to drain current equations are identical except Igs is replaced by Igd, Igsx by Igdx, and V(b1) by V(b2). More details can be found in the Verilog-A listing given in the Ques CVS code held at the Ques Sourceforge site.



Figure 1: Ques MESFET symbol and large signal equivalent circuit

#### MESFET charge equations QLEVELS 0 to 2

• QLEVELS = 0: [NO charge]:

$$Qgs = 0 \tag{11}$$

• QLEVELS = 1: [Fixed capacitor charge]

$$Qgs = Area \cdot Cgs \cdot V(b4) \tag{12}$$

• QLEVELS = 2: [Diode charge] if  $(V(b4) < (Fc \cdot Vbi))$ 

$$Qgs1 = \frac{Cgs\_T2 \cdot Vbi\_T2}{(1-M)} \cdot \left\{ 1 - \left(1 - \frac{V(b4)}{Vbi\_T2}\right)^{1-M} \right\}$$
(13)

$$if (V(b4) >= (Fc \cdot Vbi))$$

$$H1 = \frac{M}{2 \cdot Vbi\_T2} \cdot \left(V(b4) \cdot V(b4) - \left(Fc \cdot Fc \cdot Vbi\_T2 \cdot Vbi\_T2\right)\right)$$
(14)

$$Qgs2 = Cgs\_T2 \cdot \left[F1 + \frac{1}{F2} \cdot \{F3 \cdot (V(b4) - Fc \cdot Vbi\_T2) + H1\}\right]$$
(15)

Where,

$$F1 = \frac{Vbi_{-}T2}{1-M} \cdot \left\{ 1 - (1-Fc)^{1-M} \right\},$$
(16)

$$F2 = (1 - Fc)^{1+M}, (17)$$

and

$$F3 = 1 - Fc \cdot (1 + M).$$
(18)

Again xx\_T2 indicates the values of temperature dependent parameters at circuit temperature T2. See a later section of this report for more details. The gate to drain charge equations (types 0 to 2) are identical except Qgs is replaced by Qgd, Qgsx by Qgdx, and V(b4) by V(b6). More details can be found in the Qucs CVS code held at the Qucs Sourceforge site.

#### MESFET charge equations QLEVELDS 0 to 2

• QLEVELDS = 0: [NO charge]:

$$Qds = 0 \tag{19}$$

• QLEVELDS = 1: [Fixed capacitor charge]

$$Qds = Area \cdot Cds \cdot V(b3) \tag{20}$$

• QLEVELS = 2: [Fixed capacitor plus transit charge]

$$Qds = Area \cdot Cds \cdot V(b3) + Tau \cdot Ids \tag{21}$$

#### Curtice hyperbolic tangent model: LEVEL = 1

if  $(V(b1) - Vto_T2) > 0$ 

 $Ids = Beta\_T2 \cdot (V(b1) - Vto\_T2)^2 \cdot \{1 + Lambda \cdot V(b3)\} \cdot tanh(Alpha \cdot V(b3))$ (22) else Ids = 0.



Figure 2: Curtice LEVEL 1 DC test circuit and Ids-Vds characteristics



Figure 3: Curtice LEVEL 1 DC test circuit and Ids-Vgs characteristics



Figure 4: Curtice LEVEL 1 DC test circuit and Ig-Vgs characteristics



Figure 5: Curtice LEVEL 1 S parameter test circuit and characteristics

# Curtice hyperbolic tangent model with subthreshold modification: LEVEL = 2

$$Ids = Beta\_T2 \cdot Vf^2 \cdot \{1 + Lambda \cdot V(b3)\} \cdot tanh(Alpha \cdot V(b3))$$

$$(23)$$

Where

$$Vf = \frac{1}{Ah} \cdot \ln\left\{1 + \exp\left(Ah \cdot \left(V(b1) - Vto_T T^2\right)\right)\right\}$$
(24)

and

$$Ah = \frac{1}{2 \cdot Nsc \cdot Vt\_T2} \tag{25}$$

When  $V(b2) > Vto_T2, Vf \implies V(b2) - Vto_T2$ . Otherwise, Vf approaches zero asymptotically. This modification to the basic Curtice model provides an improved match to channel gradual pinch-off and MESFET subthreshold conduction.



Figure 6: Curtice LEVEL 2 DC test circuit and Ids-Vgs characteristics illustrating sub-threshold conduction modification

#### Statz et. al. (Raytheon) model: LEVEL = 3

if 
$$(V(b1) - Vto_T2) > 0$$
  
if  $(0 < V(b3))$  and  $(V(b3) < \frac{3}{Alpha})$   
begin  

$$H1 = \frac{1 - \left\{1 - \frac{Alpha \cdot V(b3)}{3}\right\}^3}{1 + B \cdot (V(b1) - Vto_T2)}$$
(26)

$$Ids = Beta\_T2 \cdot \{1 + Lambda \cdot V(b3)\} \cdot (V(b1) - Vto\_T2)^2 \cdot H1$$
(27)

end  
if 
$$(V(b3) > \frac{3}{Alpha})$$
  

$$Ids = \frac{Beta\_T2 \cdot \{1 + Lambda \cdot V(b3)\} \cdot (V(b1) - Vto\_T2)^2}{1 + B \cdot (V(b1) - Vto\_T2)}$$
(28)

else Ids = 0.

#### MESFET charge equations QLEVELS = 3 and QLEVELD = 3

QLEVELS = 3: Statz et. al. charge equations

$$Vmax = min(Fc \cdot Vbi, Vmax) \tag{29}$$

$$Veff1 = 0.5 \cdot \left\{ V(b4) + V(b6) + \sqrt{(V(b6) - V(b4))^2 + Vdelta1^2} \right\}$$
(30)

$$Vnew = 0.5 \cdot \left\{ Veff1 + Vto_T2 + \sqrt{(Veff1 - Vto_T2)^2 + Vdelta2^2} \right\}$$
(31)

if (Vnew > Vmax)

$$Qgs = Cgs\_T2 \cdot \left\{ 2 \cdot Vbi\_T2 \left( 1 - \sqrt{1 - \frac{Vmax}{Vbi\_T2}} \right) + \frac{Vnew - Vmax}{\sqrt{1 - \frac{Vmax}{Vbi\_T2}}} \right\}$$
(32)

if  $(Vnew \le Vmax)$ 

$$Qgs = Cgs\_T2 \cdot 2 \cdot Vbi\_T2 \cdot \left\{ 1 - \sqrt{1 - \frac{Vnew}{Vbi\_T2}} \right\}$$
(33)

QLEVELD = 3: Statz et. al. charge equations

$$Veff2 = 0.5 \cdot \left\{ V(b4) + V(b6) - \sqrt{(V(b4) - V(b6))^2 + Vdelta1^2} \right\}$$
(34)



Figure 7: Statz et. al. LEVEL 3 DC test circuit and Ids-Vds characteristics

$$Qds = Cgd\_T2 \cdot Veff2 \tag{35}$$

During simulation gate charge must be partitioned between gate-source and gate-drain branches. The Ques implementation of the Statz et. al. MESFET model uses the procedure adopted by Divehar <sup>6</sup>.

<sup>&</sup>lt;sup>6</sup>D. Divehar, Comments on GaAs FET device and circuit simulation in SPICE, IEEE Transactions on Electronic Devices, Vol. ED-34, pp 2564-2565, Dec. 1987



Figure 8: Statz et. al. LEVEL 3 DC test circuit and Ids-Vgs characteristics



Figure 9: Statz et. al. LEVEL 3 DC test circuit and Ig-Vgs characteristics



Figure 10: Statz et. al. LEVEL 3 S parameter test circuit and characteristics

#### TriQuint Semiconductor TOM 1 model: LEVEL = 4

$$\begin{array}{l} \mbox{if } (V(b1)-Vto\_T2)>0 \\ \mbox{if } (0 < V(b3)) \mbox{ and } (V(b3) < \frac{3}{Alpha}) \\ \mbox{begin} \end{array}$$

$$Ids1 = \left\{Beta\_T2 \cdot \left(V(b1) - Vto\_T2\right)^{Qp}\right\} \cdot \left\{1 - \left\{1 - \frac{Alpha \cdot V(b3)}{3}\right\}^3\right\}$$
(36)

$$Ids = \frac{Ids1 \cdot \{1 + Lambda \cdot V(b3)\}}{1 + Delta \cdot V(b3) \cdot Ids1}$$
(37)

end  
if 
$$(V(b3) > \frac{3}{Alpha})$$
  
 $Ids1 = Beta_T2 \cdot (V(b1) - Vto_T2)^{Qp}$ 

$$Ids1$$
,  $\{1 \perp Lambda, V(b3)\}$ 

(38)

$$Ids = \frac{Ids1 \cdot \{1 + Lambda \cdot V(b3)\}}{1 + Delta \cdot (V(b3) \cdot Ids1)}$$
(39)

else Ids = 0.



Figure 11: TOM1 LEVEL 4 DC test circuit and Ids-Vds characteristics



Figure 12: TOM1 LEVEL 4 DC test circuit and Ids-Vgs characteristics



Figure 13: TOM1 LEVEL 4 DC test circuit and Ig-Vgs characteristics



Figure 14: TOM1 LEVEL 4 S parameter test circuit and characteristics

### TriQuint Semiconductor TOM 2 model: LEVEL = 5

 $\begin{array}{l} \text{if } (V(b1) - Vto\_T2) > 0 \\ \text{begin} \end{array}$ 

$$Nst = Ng + Nd \cdot V(b3) \tag{40}$$

if (Nst < 1.0)Nst = 1.0

$$Vst = Nst \cdot Vt_{-}T2 \tag{41}$$

$$Vg = Qp \cdot Vst \cdot ln \left( exp \left\{ \frac{V(b1) - Vto_T2 + Gamma_T2 \cdot V(b3)}{Qp \cdot Vst} \right\} + 1 \right)$$
(42)

$$Al = Alpha_T 2 \cdot V(b3) \tag{43}$$

$$Fd = \frac{Al}{\sqrt{1 + Al \cdot Al}} \tag{44}$$

$$Ids1 = Beta\_T2 \cdot Vg^{Qp} \cdot Fd \tag{45}$$

$$Ids = Ids1 \cdot \frac{1 + Lambda \cdot V(b3)}{1 + Delta \cdot V(b3) \cdot Ids1}$$

$$\tag{46}$$

 $\begin{array}{c} \text{end} \\ \text{else} \ Ids = 0 \end{array}$ 



Figure 15: TOM2 LEVEL 5 DC test circuit and Ids-Vds characteristics



Figure 16: TOM2 LEVEL 5 DC test circuit and Ids-Vgs characteristics



Figure 17: TOM2 LEVEL 5 DC test circuit and Ig-Vgs characteristics



Figure 18: TOM2 LEVEL 5 S parameter test circuit and characteristics

#### Temperature scaling relations

```
T1=Tnom+273.15;
T2=Temp+273.15;
Tr=T2/T1;
con1=pow(Tr, 1.5);
Rg_T2=Rg*(1+Rgtc*(T2-T1));
Rd_T2=Rd*(1+Rdtc*(T2-T1));
Rs_T2=Rs*(1+Rstc*(T2-T1));
Beta_T2=Area*Beta*pow(1.01, Betatc*(T2-T1));
Vt_T2=$vt;
Eg_T1=Eg-7.02e-4*T1*T1/(1108+T1);
Eg_T2=Eg-7.02e-4*T2*T2/(1108+T2);
Vbi_T2=(Tr*Vbi)-(2*Vt_T2*ln(con1)) - ( Tr*Eg_T1-Eg_T2);
Is_T2=Area*Is*pow( Tr, (Xti/N))*limexp(-('P_Q*Eg_T1)*(1-Tr)/('P_K*T2));
Cgs_T2=Area*Cgs*(1+M*(400e-6*(T2-T1)-(Vbi_T2-Vbi)/Vbi));
Cgd_T2=Area*Cgd*(1+M*(400e-6*(T2-T1)-(Vbi_T2-Vbi)/Vbi));
Vto_T2=Vto+Vtotc*(T2-T1);
Gamma_T2=Gamma*(1+Gammatc*(T2-T1));
Alpha_T2=Alpha*( pow( 1.01, Alphatc*(T2-T1)));
```

#### **MESFET** noise

#### Main components

- Thermal noise: generated by resistors Rg, Rd and Rs.
- Channel noise: 1. Linear region: essentially thermal noise; 2. Saturation region: diffusion noise.
- Gate noise: Mainly channel noise induced in the gate (via the channel to gate capacitance) The resulting noise is amplified by the MESFET. The capacitive coupling causes the gate noise to have a power spectral density proportional to frequency.
- Flicker noise: Due to random carrier generation-recombination in the lattice imperfections or contaminating impurities. Flicker noise power has a  $\frac{1}{f^n}$  behavior, with  $n \approx 1$ .

A typical plot of GaAs MESFET Ids noise current is shown in Fig. 19, where the device drain to source noise current is given by

$$Idsn = \text{channel-thermal-noise-current} + \text{flicker-noise-current}$$
(47)

To a first approximation:



Figure 19: Typical GaAS MESFET Ids noise characteristic

- Channel-thermal-noise-current<sup>7</sup> =  $\sqrt{\frac{8 \cdot K \cdot T}{3} \cdot gm} \cdot \left\{\frac{1 + \alpha + \alpha^2}{1 + \alpha}\right\} \cdot Gdsnoi$ Where  $gm = \frac{\partial Ids}{\partial Vgs}$ , and  $\alpha = 1 - \frac{Vds}{Vgs - Vto}$ , when  $Vds < \frac{3}{Alpha}$  - Linear region of operation Or  $\alpha = 0$ , when  $Vds >= \frac{3}{Alpha}$  - Saturation region of operation • flicker-noise-current =  $\sqrt{\frac{Kf \cdot Ids^{Af}}{f}}$
- Resister thermal noise equations  $IRgn = \sqrt{\frac{4 \cdot K \cdot T}{Rg}}$ ,  $IRdn = \sqrt{\frac{4 \cdot K \cdot T}{Rd}}$ , and  $IRsn = \sqrt{\frac{4 \cdot K \cdot T}{Rs}}$

#### MESFET equivalent circuit with noise current components Curtice hyperbolic tangent model: LEVEL = 1 or 2: Noise equations

1. Verilog-A equations

<sup>&</sup>lt;sup>7</sup>Tsivids and Yanis, Operation and modeling of the MOS transistor, McGraw-HIll 1987, p340



Figure 20: Typical GaAS MESFET equivalent circuit illustrating noise current components

```
fourkt=4.0*'P_K*T2;
gm=2*Beta_T2*(V(b1)-Vto_T2)*(1+Lambda*V(b3))*tanh(Alpha_T2*V(b3));
if ( V(b3) < 3/Alpha ) begin An=1-V(b3)/(V(b1)-Vto_T2);
thermal_pwr= (8*'P_K*T2*gm/3)*((1+An+An*An)/(1+An))*Gdsnoi;
end
else
thermal_pwr=(8*'P_K*T2*gm/3)*Gdsnoi;
I(b3)<+white_noise(thermal_pwr,"thermal"); flicker_pwr = Kf*pow(Ids,Af);
I(b3)<+flicker_noise(flicker_pwr,1.0,"flicker");
end
I(b7) <+ white_noise(Area*fourkt/Rg_T2, "thermal");
I(b8) <+ white_noise(Area*fourkt/Rd_T2, "thermal");
I(b9) <+ white_noise(Area*fourkt/Rs_T2, "thermal");</pre>
```

2. Typical noise simulation results

#### Statz et. al. (Raytheon) model: LEVEL = 3: Noise equations

1. Verilog-A equations

if (V(b3) < 3/Alpha )begin H1=(1-(1-(Alpha\*V(b3))/3))/(1+B\*(V(b1)-Vto\_T2));

```
gm=2*Beta_T2*(V(b1)-Vto_T2)*(1+Lambda*V(b3))*H1+(Beta_T2*
   (1+Lambda*V(b3))*pow((V(b1)-Vto_T2),2))*B*H1/(1+B*(V(b1)-Vto_T2));
An=1-V(b3)/(V(b1)-Vto_T2);
thermal_pwr= (8*'P_K*T2*gm/3)*((1+An+An*An)/(1+An))*Gdsnoi;
end
else begin
gm=2*Beta_T2*(V(b1)-Vto_T2)*(1+Lambda*V(b3))/(1+B*(V(b1)-Vto_T2))+
(Beta_T2*(1+Lambda*V(b3))*pow((V(b1)-Vto_T2),2))
*B/pow( (1+B*(V(b1)-Vto_T2)),2);
thermal_pwr=(8*'P_K*T2*gm/3)*Gdsnoi;
end
I(b3) <+ white_noise(thermal_pwr, "thermal");</pre>
flicker_pwr = Kf*pow(Ids,Af);
I(b3) <+ flicker_noise(flicker_pwr,1.0, "flicker");</pre>
I(b7) <+ white_noise(Area*fourkt/Rg_T2, "thermal");</pre>
I(b8) <+ white_noise(Area*fourkt/Rd_T2, "thermal");</pre>
I(b9) <+ white_noise(Area*fourkt/Rs_T2, "thermal");</pre>
```

2. Typical noise simulation results

# TriQuint Semiconductor TOM 1 model: LEVEL = 4: Noise equations

1. Verilog-A equations

```
if (V(b3) < 3/Alpha) begin
Ids1=(Beta_T2*pow( (V(b1)-Vto_T2), Qp) )*(1-pow( (1-Alpha*V(b3)/3), 3));
gm1=Qp*Beta_T2*pow( V(b1)-Vto_T2, Qp-1)*(1-(1-pow(Alpha*V(b3)/3, 3)));
gm=(gm1*(1+Lambda*V(b3))/(1+Delta*V(b1)*Ids1))*(1+(Delta*V(b3)*Ids1)/
   (1+Delta*V(b3)*Ids1));
        An=1-V(b3)/(V(b1)-Vto_T2);
thermal_pwr= (8*'P_K*T2*gm/3)*((1+An+An*An)/(1+An))*Gdsnoi;
end
else begin
Ids1=(Beta_T2*pow( (V(b1)-Vto_T2), Qp) );
gm1=Qp*Beta_T2*pow( V(b1)-Vto_T2, Qp-1);
gm=(gm1*(1+Lambda*V(b3))/(1+Delta*V(b1)*Ids1))*(1+(Delta*V(b3)*Ids1)/
   (1+Delta*V(b3)*Ids1));
        thermal_pwr=(8*'P_K*T2*gm/3)*Gdsnoi;
end
I(b3) <+ white_noise(thermal_pwr, "thermal");</pre>
flicker_pwr = Kf*pow(Ids,Af);
I(b3) <+ flicker_noise(flicker_pwr,1.0, "flicker");</pre>
```

```
I(b7) <+ white_noise(Area*fourkt/Rg_T2, "thermal");
I(b8) <+ white_noise(Area*fourkt/Rd_T2, "thermal");
I(b9) <+ white_noise(Area*fourkt/Rs_T2, "thermal");</pre>
```

2. Typical noise simulation results

#### TriQuint Semiconductor TOM 2 model: LEVEL = 5

1. Verilog-A equations

```
if (V(b3) < 3/Alpha )begin
Nst=Ng+Nd*V(b3);
if ( Nst < 1.0) Nst=1.0;
Vst=Nst*Vt_T2;
Vg=Qp*Vst*ln( exp( (V(b1)-Vto_T2+Gamma_T2*V(b3)) / (Qp*Vst) ) + 1);
Al= Alpha_T2*V(b3); Fd=Al/sqrt( 1.0+(Al*Al) );
 Ids1=Beta_T2*pow( Vg, Qp)*Fd;
 gm1=(Ids1/Vg)*Qp/(exp(-((V(b1)-Vto_T2+Delta*V(b3))/(Qp*Vst)))+1);
 gm=gm1/pow( (1+Delta*V(b3)*Ids1),2);
         An=1-V(b3)/(V(b1)-Vto_T2);
   thermal_pwr= (8*'P_K*T2*gm/3)*((1+An+An*An)/(1+An))*Gdsnoi;
end
else begin
Nst=Ng+Nd*V(b3); if ( Nst < 1.0) Nst=1.0;</pre>
Vst=Nst*Vt_T2;
Vg=Qp*Vst*ln( exp( (V(b1)-Vto_T2+Gamma_T2*V(b3)) / (Qp*Vst) ) + 1);
 Al= Alpha_T2*V(b3); Fd=Al/sqrt( 1.0+(Al*Al) );
 Ids1=Beta_T2*pow( Vg, Qp)*Fd;
 gm1=(Ids1/Vg)*Qp/(exp(-((V(b1)-Vto_T2+Delta*V(b3))/(Qp*Vst)))+1);
gm=gm1/pow( (1+Delta*V(b3)*Ids1),2);
 thermal_pwr=(8*'P_K*T2*gm/3)*Gdsnoi;
end
I(b3) <+ white_noise(thermal_pwr, "thermal");</pre>
flicker_pwr = Kf*pow(Ids,Af);
I(b3) <+ flicker_noise(flicker_pwr,1.0, "flicker");</pre>
I(b7) <+ white_noise(Area*fourkt/Rg_T2, "thermal");</pre>
I(b8) <+ white_noise(Area*fourkt/Rd_T2, "thermal");</pre>
I(b9) <+ white_noise(Area*fourkt/Rs_T2, "thermal");</pre>
```

2. Typical noise simulation results



Figure 21: Typical LEVEL 1 (or 2) GaAS MESFET Ids noise characteristic



Figure 22: Typical LEVEL 3 GaAS MESFET Ids noise characteristic



Figure 23: Typical LEVEL 4 GaAS MESFET Ids noise characteristic



Figure 24: Typical LEVEL 5 GaAS MESFET Ids noise characteristic

# Adding external passive components to the MESFET models

The Curtice model outlined in the first Ques report on MESFETs included lead inductance in each of the device signal paths. These inductances were not included in the Verilog-A models described in this report, mainly to simplify the model code. If required they can be added as external components. The test circuit shown in Fig. 25 indicates how this can be done and illustrates the effect such components have on the Curtice S parameter characteristics.



Figure 25: S parameter simulated characteristics for test circuit shown in Fig. 5 that has external inductance added

#### End note

MESFETs are important high frequency devices which have been missing from the range of active component models supplied with Ques. While developing the models described in this report I have attempted to make them as flexible as possible so as to allow users the opportunity to select which model, or indeed the make-up of the components of a model, they would like to try for a specific simulation. The work described in this report is very much work in progress, mainly because there are a number of other published MESFET models that have not been included. My intention has simply been to provide a number of practical models which were not previously available to Ques users. Also knowing that many Ques users have an interest in high frequency circuit design and simulation, the work would be of direct relevance to making Ques more "universal". The procedures employed for model development are another example of the work being undertaken by the Ques team in response to Ques being adopted by the wider modelling community as part of the Verilog-A compact device standardization project. Overall the simulation results from the models described here show a high degree of consistency from DC to the high frequency S parameter domain. The noise results are particularly interesting as they are based on mix of available theories and extensions introduced especially for Ques. Some readers will probably have spotted one area where there appears to be differences in the simulation results from the different models; look at the S[1,2] and S[2,1] characteristics for each model. Here there are noticeable difference which are possibly due to the lack of symmetry in some of the model charge equations? MESFET modelling is a complex subject, suggesting that there are likely to be errors /bugs in the models. If you find an error/bug please inform the Ques development team so that we can correct problems as they are found. In the future, particularly if the response to this group of models is positive, I will attempt to add more MESFET models to Ques. Once again a special thanks to Stefan Jahn for all his help and encouragement over the period that I have been developing the Ques MESFET models and writing the report which outlines their physical and mathematical fundamentals.