Qucs

A Tutorial Getting Started with Ques

Stefan Jahn Juan Carlos Borrás

Copyright © 2007 Stefan Jahn <<stefan@lkcc.org> Copyright © 2007 Juan Carlos Borrás <jcborras@gmail.com>

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation. A copy of the license is included in the section entitled "GNU Free Documentation License".

Introduction

The following sections are meant to give an overview about what the Ques software can be used for and how it is used to achieve this.

Ques is free software licensed under the General Public License (GPL). It can be downloaded from http://ques.sourceforge.net and comes with the complete source code. Every user of the program is allowed and called upon (on a voluntary basis of course) to modify it for their purposes as long as changes are made public. Contact the authors to verify them and finally to incorporate it into the software.

The software is available for a variety of operating systems including

- GNU/Linux
- Windows
- FreeBSD
- MacOS
- NetBSD
- Solaris

On the homepage you'll find the source code to build and install the software. Build instructions are given. Also links for binary packages for certain distributions (e.g. Debian, SuSE, Fedora) can be found.

Once the software has been successfully installed on your system you can start it by issuing the

qucs

command or by clicking the appropriate icon on your start menu or desktop. Ques is a multi-lingual program. So depending on your system's language settings the Ques graphical user interface (GUI) appears in different languages.

Er					(Ques	; 0.0	.11															ſ	
<u>E</u> ile	e <u>E</u> dit P <u>o</u> sitioning	Insert Pro	oject	<u>T</u> o	ols	<u>S</u> ir	mul	atio	n	<u>V</u> ie	w												H	elp
) 🖹 📂 🗏 🗐	8 📚 🛛	<u>*</u> 1	à (×	4		₽		2			P,	0									
	x 😰 🔊 🟦 👂			f(u) = u+4	Ţ	0	• (3	-	N	11	N	?											
		X	unti		Ē			-																
	New Open	Delete				•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
ects	1838MHz_PLL			· ·				•			·				•		·	•	•		•			·
Projects	2StageAmplifier			· ·																				·
–	555_gen_bug																							•
	555_modulator																							
Content	Bugs																							
ort	DiffAmp																							
Ö	DigitalAdder																							
	Digital																							
lts	Dispersion																							
ner	DynamicCMOS																							
a	Equations																							
Components	Example		·	• •	·	·	·	•		•	·	•	•		•	•	·	•	•	•	·		·	
0	Filter		·	• •	·	·	·	·	·	·	·	·	•	•	·	·	·	·	·	·	·		·	
	For_Bug HBalance		•	• •	•	·	•	·	·	·	•	·	·	·	·	·	•	·	·	·	·	·	·	
	HDaldlive		1																					
																			no	war	nin	gs	0:	0 //

Figure 1: Ques has been started

On the left hand side you find the **Projects** folder opened. Usually the projects folder will be empty if you use Ques for the first time. The large area on the right hand side is the schematic area. Above you can find the menu bar and the toolbars.

In the File \rightarrow Application Settings menu the user can configure the language and appearance of Ques.

Edit	Ques Properties
Settings VHDL Editor	File Types
Font (set after reload):	FreeSans,10,-1,5,50,0,0,0,0,0
Document Background Cold	pr:
Language (set after reload)	: system language 🗆
maximum undo operations:	20
text editor:	/home/stefan/local/bin/qucsedit
OK Apply	Cancel Default Values

Figure 2: Application setting dialog

To take effect of the language and font settings the application must be closed either via the $\boxed{Ctrl} + \boxed{Q}$ shortcut or the **File** \rightarrow **Exit** menu entry. Then start Ques again.

Tool suite

Ques consists of several standalone programs interacting with each other through the GUI. There are

• the GUI itself,

The GUI is used to create schematics, setup simulations, display simulation results, writing VHDL code, etc.

• the backend analogue simulator,

The analogue simulator is a command line program which is run by the GUI in order to simulate the schematic which you previously setup. It takes a netlist, checks it for errors, performs the required simulation actions and finally produces a dataset.

• a simple text editor,

The text editor is used to display netlists and simulation logging informations, also to edit files included by certain components (e.g. SPICE netlists, or Touchstone files).

• a filter synthesis application,

The program can be used to design various types of filters.

• a transmission line calculator,

The transmission line calculator can be used to design and analyze different types of transmission lines (e.g. microstrips, coaxial cables).

• a component library,

The component library manager holds models for real life devices (e.g. transistors, diodes, bridges, opamps). It can be extended by the user.

• an attenuator synthesis application,

The program can be used to design various types of passive attenuators.

• a command line conversion program

The conversion tool is used by the GUI to import and export datasets, netlists and schematics from and to other CAD/EDA software. The supported file formats as well as usage information can be found on the manpage of **quesconv**.

Additionally the GUI steers other EDA tools. For digital simulations (via VHDL) the program FreeHDL (see http://www.freehdl.seul.org) is used. And for circuit optimizations ASCO (see http://asco.sourceforge.net) is configured and run.

Setting up schematics

The following sections will enable the user to setup some simple schematics. For this we first create a new project named "WorkBook". Either press the **New** button above the projects folder or use the menu entry **Project** \rightarrow **New Project** and enter the new project name.

F	Create new proj	ect						
Project name:	WorkBook							
	open new project							
	Create	Cancel						

Figure 3: New project dialog

Confirm the dialog by pressing the "Create" button. When done, the project is opened and Ques switches to the **Content** tab.

Fr		(Jucs	0 .0.1 1	1 - Pi	rojec	at: V	√orl	œо	ok												1	
<u>E</u> ile	e <u>E</u> dit Positioning Insert <u>F</u>	<u>Projec</u>	t <u>T</u>	ools	<u>S</u> i	mul	atio	n	<u>V</u> ie	w												He	lp
) 🖹 😭 🗏 🗐 🐼 🍉	6	<u>}</u>		×	4	11	₽				5	P _s	<u>_</u>									
	🛛 😰 🏠 🏠 🕹 🗕 🖊	✓ =€ NAM)] <u>1</u>	0	- ((2	-	M	1	1												
	<u> </u>	unt	titled] [_											
ŝ	Content of 'WorkBook' Note				•		•	•		•	•	•		•			•	•	•	•			
ject	-Schematics	· ·	·	• •	·	·	·	·	•	•	·	•	•	·	•	•	•	•	•	·	•	•	
Projects	-VHDL	· ·	•	• •		•	·	•	•	•	•	•	•	•	•	•	•	•	•	·	·	·	
	–Data Displays –Datasets		•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	
Ħ	Others		•	• •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	·	•	•	
Content			•			•	•	•	•		•	•		•	•	•	•	•	•	•	•	•	
ပိ			•															•					
ıts																							
ner																							
Components																							
G																							
1																		no	war	rnin	gs () : (
<u> </u>																					9-1		

Figure 4: New empty project has been created

In the **Content** tab you will find all data related to the project. It contains your schematics, the VHDL files, data display pages, datasets as well as any other data (e.g. datasheets). On the right hand side an "untitled" and empty schematic window is displayed.

Now you can start to edit the schematic. The available components can be found in the **Components** tab.

Fr		Ques 0.0.11 - Project: WorkBook							
<u>E</u> ile	e <u>E</u> dit Positioning Insert <u>F</u>	Project <u>T</u> ools <u>S</u> imulation <u>V</u> iew	<u>H</u> elp						
) 🖹 📂 🗏 🗐 🐼 🍉	🤞 🗅 💼 로 🌜 🦘 🖳 🕵 🕵 🔍							
🛛 🖹 🏓 💁 🛧 千 🦯 🔜 🛓 ⊷ ⊘ 🌄 💛 🛛 🖗									
	X	untitled							
<i>.</i> .	lumped components	F	<u> </u>						
Projects	A		· ·						
Proj	Resistor Resistor US								
ŧ	┥┝╸╺┉╍╸		· ·						
Content	Capacitor Inductor		· ·						
ပိ	<u>∔</u> 0								
	Ground Subcircuit Port								
Components	ji ji		· · ·						
oduo	Transformer symmetric Transformer								
ŏ		· · · · · · · · · · · · · · · · · · ·	· ·						
		4							
		no warnings	0:0						

Figure 5: Components tab

In fig. 5 is shown when clicking the **Components** tab. There are lumped components (e.g. resistors, capacitors), sources (e.g. DC and AC sources), transmission lines (e.g. microstrip, coaxial cable, twisted pair), nonlinear components (e.g. ideal opamp, transistors), digital components (e.g. flip-flops), file components (e.g. Touchstone files, SPICE files), simulations (e.g. AC or DC analysis), diagrams (e.g. cartesian or polar plot) and paintings (e.g. texts, arrows, circles).

Each of the components can placed on the schematic by clicking it once, then move the mouse cursor onto the schematic and click again to put it on its final position. During the mouse move you can right click in order to rotate the component into its final position. The user can also drag-and-drop the components.

DC simulation - A voltage divider

The DC analysis is a steady state analysis. It computes the node voltage as well as branch currents of the complete circuit. The given circuit in fig. 6 is going to divide the voltage of a DC voltage source according to the resistor ratio.




Figure 6: Components of the voltage divider place in the schematic area

Wiring components

Now you need to connect the components appropriately. This is done using the wiring tool. You enable the wiring mode either by clicking the wire icon or by pressing the [Ctr] + [E] shortcut. Left clicking on the components' ports (small red circles) starts a wire, clicking on a second port finishes the wire. In order to change the orientation of the wire right click it. You can leave the wiring mode by the pressing [Esc] key.




Figure 7: Components of the voltage divider appropriately wired

For any analogue simulation (including the DC simulation) there is a reference potential required (for the nodal analysis). The ground symbol can be found in the **Components** tab in the **lumped components** category. The user can also choose the ground symbol icon or simply press the $\boxed{Ctrl} + \boxed{G}$ shortcut. In the given circuit in fig. 8 the ground symbol is placed at the negative terminal of the DC voltage source.

Placing simulation blocks

The type of simulation which is performed must also be placed on the schematic. You choose the "DC simulation" block which can be found in the **Components** tab in the **simulations** category.




Figure 8: Ground symbol as well as DC simulation in place

Labelling wires

If you want the voltage between the two resistors (the divided voltage) be output in the dataset after simulation the user need to label the wire. This is done by double clicking the wire and given an appropriate name. Wire labelling can also be issued using the icon in the toolbar, by pressing the [Ctr] + [L] shortcut or by choosing the **Insert** \rightarrow **Wire Label** menu entry.

F	Insert Nodename								
Enter the label:									
divided									
	More	Ok	Cancel						

Figure 9: Node label dialog

The dialog is ended by pressing the **Enter** key of pressing the "Ok" button.

Now the complete schematic for the voltage divider is ready and can be saved. This can by achieved by choosing the **File** \rightarrow **Save** menu entry, clicking the single disk icon or by

pressing the	Ctrl + S	shortcut.
--------------	----------	-----------

E	Enter a Document Name								
Look <u>i</u> n: 🧕	/home/stefan/.qucs/WorkBook_prj/		1						
File <u>n</u> ame:	divider		<u>S</u> ave						
File type:	Schematic (*.sch)	Z	Cancel						

Figure 10: File save dialog




Figure 11: Final voltage divider schematic

The final DC voltage divider is shown in fig. 11.

Issuing a simulation

The schematic can now be simulated. This is started by choosing the **Simulation** \rightarrow **Simulate** menu entry, clicking the simulation button (the gearwheel) or by pressing the F2 shortcut.




Figure 12: Empty data display after simulation finished

After the simulation has been finished the related data display is shown (see fig.12). Also the **Components** tab has changed its category to "diagrams".

Placing diagrams

Choose the tabular (list of values) diagram and place it on the data display page. After dropping the tabular, the diagram dialog appears as shown in fig. 13.

Edit Diagra	Edit Diagram Properties										
Data	Data										
Graph Input											
Number Notation: magnitude/angle (degree) Precision: 3											
Dataset	Graph										
divider 🗵	divider 🗵										
Name Type Size											
divided.Vindep 1											
V1.I indep 1	New Graph										
	Delete Graph										
ОК Ар	oly Cancel										

Figure 13: Diagram dialog

By double clicking the **divided**.V the graph (i.e. values in a tabular plot) is added to the diagram. Beside the node voltage **divided**.V also the current through the DC voltage source V1.I is available. Only items listed in the dataset list can be put into the graph.

Available dataset items

Depending on the type of simulation the user performed you find the following types of items in the dataset.

- node.V DC voltage at node node
- name.I DC current through component name
- node.**v** AC voltage at node node
- name.i AC current through component name
- node.vn AC noise voltage at node node
- name.in AC noise current through component name
- node.Vt transient voltage at node node
- name.It transient current through component name
- S[1,1] S-parameter value

Please note that all voltages and currents are peak values and all noise voltages are RMS values at 1Hz bandwidth.

Edit Diagram	Edit Diagram Properties									
Data										
-Graph Input										
divided.V										
Number Notation: magnitude/angle (degree) Precision: 3										
Dataset	Graph									
divider 2 divided.V										
Name Type Size										
divided.Vindep 1										
V1.I indep 1	New Graph									
	Delete Graph									
ОК Аррі	y Cancel									

Figure 14: Diagram dialog with the node voltage added

Depending on the type of graph you have various options to choose for the graph. For a tabular graph there is the the number precision as well as type of number notation (important for complex values). Press the "Ok" button to close the dialog.




Figure 15: Data display with tabular graph

In the tabular graph you see now the value of the node voltage **divided.V** which is 0.5V. That was expected since the values of the resistors are equally sized and the DC voltage source produces 1V.

Congratulations! You made your first successful simulation using Ques.

Changing component properties

If you want to change the resistor ratio then switch back to your schematic either by clicking on the **divider.sch** tab, by pressing the **F4** shortcut or by choosing the **Simulation** \rightarrow **View Data Display/Schematic** menu entry. Afterwards double click the **R1** resistor. This opens the component property dialog shown in fig. 16.

E	Edit Component Properties									
resistor	resistor									
Name: R	Name: R1									
Propertie	Properties									
Name	Value	display	Description	R						
R	50 Ohm	yes	ohmic resistance in Ohms	ohmic resistance in Ohms						
Temp	26.85	no	simulation temperature in degree Celsius	50 Ohm						
Tc1	0.0	no	first order temperature coefficient	Edit Browse						
Tc2	0.0	no	second order temperature coefficient							
Tnom	26.85	no	temperature at which parameters were extracted	 display in schematic 						
Symbol	europear	n no	schematic symbol [european, US]							
				Add Remove						
	OK		Apply	Cancel						

Figure 16: Component property dialog for the R1 resistor

In the component property dialog all the properties of a given component can be edited. A short description is given as well as there is a checkbox for each property **display in schematic** which can be used to add the property name and value on the schematic (or to hide it).

Allowed property values For component values either standard (1000), scientific (1e-3) or an engineering (1k) number notation can be chosen. Some units are also allowed. The units are

- Ohm resistance / Ω
- s time / Seconds
- S conductance / Siemens
- K temperature / Kelvin
- H inductance / Henry
- F capacitance / Farad
- Hz frequency / Hertz
- V voltage / Volt
- A current / Ampere
- W power / Watt
- m length / Meter (not usable standalone, see paragraph below)

The available engineering suffixes are

- $dBm 10 \cdot \log(x/0.001)$
- $dB 10 \cdot \log(x)$
- $T 10^{12}$
- $G 10^9$
- $\bullet \ M 10^6$
- $\bullet \ k 10^3$
- $m 10^{-3}$
- $u 10^{-6}$
- $n 10^{-9}$
- $p 10^{-12}$
- $f 10^{-15}$
- $a 10^{-18}$

Please note that all units and engineering suffixes are **case sensitive** and also note the conflict in \mathbf{m} . When specifying one millimeter you can use 1mm. One meter (1m) cannot be specified and will always be interpreted as one milli (engineering notation).

Now you can change the resistor value to 1Ω , see fig. 17.

E	Edit Component Properties									
re	resistor									
Na	Name: R1									
F	Properties									
	Name	Value	display	Description	R					
	R	50 Ohm	yes	ohmic resistance in Ohms	ohmic resistance in Ohms					
	Temp	26.85	no	simulation temperature in degree Celsius	1					
	Tc1	0.0	no	first order temperature coefficient	Edit Browse					
ľ	Tc2	0.0	no	second order temperature coefficient						
	Tnom	26.85	no	temperature at which parameters were extracted	 display in schematic 					
	Symbol	european	no	schematic symbol [european, US]						
					Add Remove					
		OK		Apply	Cancel					

Figure 17: Component property dialog for the R1 resistor

Press the "OK" button to close the dialog. You will get the following schematic.




Figure 18: Value of resistor R1 changed

In order to change the value of the resistor **R2** you can just click on the **50 Ohm** value directly on the schematic and edit the value.




Figure 19: Change value of resistor R2 directly on schematic

Change the value to "3" which will give a resistor ratio of 3/(1+3) = 0.75. Now you have the following schematic.




Figure 20: Value of resistor **R2** changed

Diagrams are not limited to be placed on the data display, they can also reside on the schematic directly. Thus you can place again now a tabular diagram on the schematic and add the **divided.V** value. The diagram will show the result from the previous simulation.

Changing document properties

If you do not want Ques to change automatically to the associated data display you can change the behaviour in the document setting dialog. You can go to the document settings dialog by right clicking on free space on the schematic area and choose the **Document Settings** menu item in the context menu which pops up or by choosing the **File** \rightarrow **Document Settings** menu entry.

Edit File Properties						
ation Grid Frame						
Data Display: divider.dpl						
divide	r.dat					
open data display after simulation						
Арр	ly	Cancel				
	Grid divide divide display	Grid Frame divider.dpl divider.dat				

Figure 21: Document settings dialog

In the dialog you uncheck the **open data display after simulation** item. Press the "OK" button to apply the change. If you now resimulate the schematic by pressing the **F2** shortcut the "Ques Simulation Messages" dialog window opens and can be left by pressing **Esc**. The tabular diagram now show the new value for **divided.V**.




Figure 22: Divider schematic after new simulation

DC simulation - Characteristics of a transistor

We are now going ahead and will setup schematics for some characteristic curves of a bipolar transistor using DC simulation and the parameter sweep.




Figure 23: Swept DC simulation setup

In the schematic in fig. 23 there is a bipolar transistor placed in a common emitter configuration. Additionally a parameter sweep has been placed. Please note the **Sim** property of the parameter sweep. It contains the instance name of the DC simulation **DC1** which is going to be swept. The parameter which is swept is **Ib** (the base current) and is put into the **Param** property of the parameter sweep. The parameter **Ib** is also put into the **I** property of the DC current source **I1**.

Using the component library

The bipolar transistor has been taken from the component library. You can start the program by choosing the **Tools** \rightarrow **Component Library** menu entry or by pressing the $\boxed{Ctrl} + \boxed{4}$ shortcut.




Figure 24: Component library tool

When choosing the "Transistor" category with the combobox you find the "2N4401" transistor. By clicking the "Copy to clipboard" button the component is available in the clipboard and can be inserted in the schematic using the [Ctrl] + [V] shortcut or by choosing the Edit \rightarrow Paste menu entry. The component can also by dragged onto the schematic by clicking on the symbol in the library tool.

So what do we want to simulate actually? It is the current transfer curve of the bipolar transistor. The input current (at the base) is given by the swept parameter Ib. The output current (at the collector) flows through the DC voltage source V1. The current transfer curve is:

$$\beta_{DC} = f\left(I_C\right) = I_C/I_B$$

The current through the voltage source V1 is the collector current flowing out of the transistor.

Placing equations on the schematic

In order to compute the necessary values for the transfer curve we need to place some equations on the schematic. This is done by clicking the equation icon or by choosing the **Insert** \rightarrow **Insert Equation** menu entry. When double clicking the equation component you can edit the equations to be computed.

F		Edit Cor	nponent Pro	operties	
equation					
Name: E	qn1			🔽 disp	lay in schematic
Propertie	es				
Name	Value	display	Desc		
У	1	yes	<u>y</u>		
Export	yes	no	put re 1		
				Edit	Browse
				display i	n schematic
				Add	Remove
0	к		Apply		Cancel

Figure 25: Equation dialog

In the upper edit box you enter the name of the equation and in the lower one the computation formula. The resulting schematic is shown in fig. 26.




Figure 26: Swept DC simulation setup with equations

Note that three equations have been added. The first one Ic=-V1.I is the collector current flowing into the transistor (current though voltage sources flow from the positive terminal to the negative terminal). The equation Beta=Ic/Ib computes the current gain and finally $Beta_vs_Ic=PlotVs(Beta,Ic)$ changes the data dependency of the current gain to be the collector current. The original data dependency is the swept parameter Ib.

The internal help system

The full list of available functions in the equation solver can be seen in the internal help system. It is started by pressing the **F1** shortcut or by choosing the **Help** \rightarrow **Help Index** menu entry. In the sidebar choose the "Short Description of mathematical Functions" entry.




Figure 27: Internal help system

The help can be closed using the [Ctrl] + [Q] shortcut.

Configuring cartesian diagrams

In fig. 28 the final simulation result is shown. In the diagram dialog the ${\bf Beta_vs_Ic}$ dataset entry was chosen.




Figure 28: Simulation result

Additionally the x-axis has been chosen to be logarithmic. The x-axis label is Ic.

F	Edit Diagram Properties				
Data Properties	Limits				
x-Axis Label:	lc				
left Axis Label:					
right Axis Label:					
Label text: Use LaT	eX style for special characters, e.g. \tau				
show Grid					
Grid Color:					
Grid Style:	solid line 🗆				
✓ logarithmical X Axis Grid					
logarithmical left	Axis Grid				
logarithmical right	nt Axis Grid				
ОК	Apply Cancel				

Figure 29: Editing diagram properties

Working with markers in diagrams

The current gain curve in diagram in fig. 28 shows a maximum value. If you want to know the appropriate values it is possible to use markers for this purpose.




Figure 30: Cartesian diagram with marker

This is achieved by pressing the $\boxed{Ctrl} + \boxed{B}$ shortcut, clicking the marker icon or choosing the **Insert** \rightarrow **Set Marker on Graph** menu entry. Then click on the diagrams curve you want to have the marker at. If the marker is selected you can move it by pressing the arrow keys $\boxed{-}$, $\boxed{-}$ and $\boxed{\uparrow}$ or $\boxed{+}$ for multi-dimensional graphs.

Edit Marker Properties						
Precision:						
Number Notation:	ber Notation: real/imaginary					
transparent						
ОК	Cancel					

Figure 31: Marker dialog

Double clicking the marker opens the marker dialog. There you can configure the precision as well as the number notation of the displayed values.

A multi-dimensional sweep

Now we are going to create a schematic for the output characteristics of the bipolar transistor. The characteristic curve is defined as follows:

$$I_C = f\left(I_B, V_{CE}\right)$$

Thus it is necessary to modify the schematic from the previous sections a bit.




Figure 32: Sweep setup for the output characteristics

A second parameter sweep has been added. The first order sweep is Vce specified in the parameter sweep SW1. The Sim parameter points to the instance name of the DC simulation DC1. The second order sweep is Ib specified in the parameter sweep SW2. The Sim parameter of this second sweep points to the instance name of the first sweep SW1. The first order sweep variable Vce is put into the U property of the DC voltage source V1.




Figure 33: Output characteristics of a NPN bipolar transistor

AC simulation - Transit frequency of a bipolar transistor

In the next section we are going to determine the transit frequency of the bipolar transistor used in the previous DC sections. First a bias point is chosen. In fig. 34 the DC setup was a bit modified.




Figure 34: DC setup for determining a bias point for AC simulation

There is now an additional equation computing the RF current gain for zero frequency which is **Beta_0=diff(Ic,Ib)**. The equation denotes

$$\beta_{RF} \left(f = 0 \right) = \frac{\partial Ic}{\partial Ib}$$

In fig. 35 the DC current gain from fig. 30 is plotted versus the base current **Ib** choosing **Beta** in the diagram dialog instead of **Beta_vs_Ic**. The appropriate base current shown in the marker is 140μ A.




Figure 35: DC current gain vs. base current

It can be seen that the maximum AC current gain (257 @ 53µA) differs from the maximum DC gain. Also the AC current gain almostly equals the DC current gain at the base current for the maximum DC current gain. For maximum RF performance the base current with the maximum AC current gain could be chosen. But there may be other consideration, e.g. DC power dissipation, so we choose the bias point with the maximum DC current gain – arbitrarily.




Figure 36: Bias dependent AC simulation setup

In fig. 36 is a DC bias dependent AC simulation setup shown. The DC base current **Ib** is swept for 53μ A, 140μ A and 500μ A. Additionally the AC simulation block has been placed on the schematic.

The **Sim** parameter of the **SW1** parameter sweep is set to the instance name of the AC simulation **AC1**. Ques automatically "knows" that the DC simulation has to be run before each AC simulation since it is required to determine the appropriate bias points.

The AC current current source I2 is in parallel to the DC current source and has an AC amplitude of 1μ A. During the AC simulation the DC current source I1 is an ideal open and the DC voltage source V1 is an ideal short.

In the equations V1.i (mark the small i letter) denotes the AC current through the DC voltage source V1. The AC base current **ib** is taken from the input parameter **I2.I** denoting the value of the property **I** of the AC current source **I2** (1 μ A).

After pressing $\boxed{F2}$ – to start the simulation – the following cartesian diagram can be placed on the data display page, see fig. 37.




Figure 37: AC current gain of the bipolar transistor

The marker clearly shows for the low frequency range $(f \rightarrow 0)$ the DC current gain of 246 (for $I_B = 140 \mu A$) which was already determined in fig. 35.

In the next AC simulation setup shown in fig. 38 the parameter sweep is dropped to concentrate on the determination of the transit frequency. The transit frequency of a bipolar transistor denotes the frequency where the AC current gain drops to 1 (0 dB).

$$f_T \leftarrow |h_{21}|^2 = 1$$

Expressed in h-parameters of a general two-port the AC current gain is:

$$\beta_{RF} = h_{21} = \left. \frac{i_2}{i_1} \right|_{v_2 = 0}$$

whereas port 1 is the base and port 2 the collector. The side condition $(v_2 = 0)$ is given in our setup since the DC voltage source is an ideal AC short.




Figure 38: AC setup for determining the transit frequency

There are two more equations in the setup. One calculates the AC current gain in dB (which is $20 \cdot \log$ (beta) and the other one is **ft=xvalue(beta_dB,0)**. The equation searches for the nearest given x-value (in this case the frequency) where **beta_dB** approaches **0**.




Figure 39: Bode plot of the current transfer function

In fig. 39 the Bode plot (double logarithmic plot) of the current transfer function of the bipolar transistor is shown. The current gain is constant up to the corner frequency and then drops by 20dB/decade. The marker finally denotes where the gain is finally 0dB. The equation for **ft** worked correctly as seen in the beside tabular. The transit frequency of the bipolar transistor in this bias point is approximately 288MHz.

AC simulation - A simple RC highpass

Simple circuit AC analysis (circuit frequency response analysis) can be carried out easily by using the *AC Simulation* block.

For instance, a simple high pass RC filter can be analyzed by constructing first the schematic displayed on figure 40 which corresponds to a high pass RC network.




Figure 40: simple RC high-pass filter schematic

Performing the actual AC analysis is as easy as dragging and dropping an AC Simulation block available under the Simulations tab as can be seen in figure 41.

Image: State of the state	<u>Eile E</u> dit <u>I</u> nse	ert <u>P</u> roject <u>T</u> oc	ols <u>S</u> imula	tion <u>V</u> iew								<u>H</u> elp
Image: State of the state												
diagrams Image: Constraint of the second secon	🖄 🔊 🖍				· · · ·		-					
Image: Similar Chart Admittance Smith Image: Smith Chart Admittance Smith Image: Smith Chart Admittance Smith Polar-Smith Combi Image: Smith Polar Combi Image: Smith Polar Combi Smith-Polar Combi Image: Smith Polar Combi Image: Smith Polar Combi Source Surve Timing Diagram Image: Smith Truth Table Image: Smith Polar Combi		ams	RCnet1.	sch RCr	iet1.dpl	ac simu						
Polar-Smith Combi Smith-Polar Combi ↓ 3D-Cartesian ↓ Locus Curve Timing Diagram Truth Table	tuatuo Smith Cha			¥ V1 · · · · · · · · · · · · · · · · · ·	C1	Type=lin Start=0 Stop=1 kł		· · ·	· ·	· · ·	· · ·	-
Combi	Polar-Smith Combi		· · · · ·	· · · · · ·	R3			· · · ·	· · ·	· · · ·	· · · ·	- - - - -
Locus Curve Timing Diagram Truth Table	Combi	an				· · · · · · ·	· · · · ·	 	· ·	 	· · ·	-
Truth Table	Locus Curv	/e Timing		· · · · ·	· · · · · ·							
	Truth Table	•		· · · · ·								
										0.000	l Jingo (

Figure 41: AC simulation block placed

Once this is done one must configure the ranges of the simulation analysis by clicking twice on the *AC Simulation* box as can be seen in figure 42.

Sweep Propertie	s	
ac simulation		
Sweep Parameter:	acfrequency	display in schematic
Туре:	linear 🖃	display in schematic
Values:		display in schematic
Start:	0	display in schematic
Stop:	1 kHz	display in schematic
Step:	0.1	
Number:	10001	display in schematic
ОК	Apply	Cancel

Figure 42: AC simulation block configuration dialog

Finally by pressing F2 the simulation takes places and a graphic report can be generated by selecting the right plot as seen in the previous sections. The final view of the network with its respective frequency analysis can be seen on figure 43.




Figure 43: AC simulation results

Transient simulation - Amplification of a bipolar transistor

Based on the schematic in fig. 38 we are now going to simulate the bipolar transistor in the time domain.





Figure 44: Transient simulation setup

As shown in fig. 44 the transient simulation block was placed on the schematic. Also the frequency \mathbf{f} of the AC current source $\mathbf{I2}$ was set to 1kHz. The start time of the transient simulation is set to 0 and the stop time to 5ms which will include 5 periods of the input signal.

The additional DC simulation block is not necessary for the transient simulation but left there for some result comparison.

The collector current in the equations is denoted by the transient current -V1.It. The peak value if the collector current is determined by the equation for IcHat. The current gain during transient simulation is calculated using BetaTR=IcHat/I2.I whereas I2.I denotes the component property I of the the current source I2 (which is 1 μ A peak). The current gain BetaDC is computed for convenience.

The equation blocks imply that the order of appearance of assignments does not matter (e.g. **IcHat** is used before computed). The equation solver will take care of such dependencies.



lcHat	BetaTR	BetaDC
0.000245	245	246

Figure 45: Transient results

Fig. 45 shows the results of the transient as well as DC simulation. The time dependent collector current oscillates around its bias point. The current gain of the transient signal corresponds perfectly with the DC value. That is because a rather small frequency of 1kHz was chosen.

S-parameter simulation - Transit frequency of a BJT

In the following section the S-parameter simulation is introduced. The S-parameter simulation is – similar to the AC simulation – a small signal analysis in the frequency domain.




Figure 46: S-parameter simulation setup for the bipolar transistor

Similar to the AC setup in fig. 38 the S-parameter setup in fig. 46 uses the same biasing. The setup will be used to determine the transit frequency of the bipolar transistor.

The two AC power sources **P1** and **P2** are required for a two-port S-parameter simulation. They can be found in the **Components** tab in the **sources** category. Depending on the number of these kind of sources one-port, two-port and multi-port simulations are performed. The **Num** property of the sources determines the location of the matrix entries in the resulting S-parameter matrix. The **Z** properties define the reference impedance of the S-parameters.

The additional DC block C1 at the base node and the bias tee X1 on the collector is used to decouple the signal path of the biasing DC sources from the internal impedance of the AC power sources. Also the bias tee ensures that the AC signal from the **P2** source is not shorted by the DC source **V1**. The same functionality is achieved by the DC current source **I3** at the base. It represents an ideal AC open.

The S-parameter simulation itself is selected by placing the S-parameter block **SP1** on the schematic. The same frequency range is chosen as in the previous AC simulations.

The equations contain a two-port conversion function which convert the resulting S-parameter \mathbf{S} into the appropriate H-parameters \mathbf{H} . Again the AC current gain h_{21} is calculated and converted in dB.




Figure 47: S-parameters of the bipolar transistor

In fig. 47 the four complex S-parameters are displayed in two **Polar-Smith Combi** diagrams. They represent what can be expected from a typical bipolar transistor.

Using the computed H-parameters we can now compare the S-parameter simulation results with those of the AC simulation. Fig. 48 shows that the curves **beta_dB** of both simulation setups cover perfectly each other. Again the transit frequency is approximately 288MHz.




Figure 48: Comparison between S-parameter and AC result

The diagram implies that you can compare data curves from different setups. This is indicated by the **bjtacft:** prefix. The appropriate dataset file **bjtacft.dat** can be selected in the diagram dialog as shown in fig. 49.

Edit Diagram Properties					
Data Properties Limits Graph Input					
bjtacft:beta_dB					
Color: Style: St	olid line 🗆 Thickness: 0				
y-Axis: left Axis					
Dataset	Graph				
bjtacft 🗵	beta_dB				
bjtac	bjtacft:beta_dB				
bjtacft					
bjtsp					
bjttr divider					
igainbjt					
outputbjt					
to dep denequency					
V1.i dep acfrequency	New Graph				
V1.I indep 1					
	Delete Graph				
ОК Арр	bly Cancel				

Figure 49: Choosing graphs from different datasets

The current S-parameter setup is called **bjtsp** and the setup shown in fig. 38 was called **bjtacft**. Please note that only datasets from the same project can be compared with each other.

S-parameter and AC simulation - A Bessel band-pass filter

The interested reader may have noticed that there seems to be a relationship between AC analysis and the S-parameter simulation. In the next section we are going to explain this relationship using a simple filter design.

Ques Filter 0.0.12						
<u>F</u> ile		<u>H</u> elp				
Filter type:	Bessel 🗆					
Filter class:	Band pass 🗆					
Order:	5					
Start frequency:	1	MHz 🗆				
Stop frequency:	2	MHz 🗆				
Stop band frequency:	3	GHz □				
Pass band ripple:	1	dB				
Stop band attenuation:	20	dB				
Impedance:	50	Ohm				
Calculate and put into Clipboard						
Result:						

Figure 50: Filter synthesis application

In fig. 50 the filter synthesis program coming with Qucs is shown. You can start it by the $\boxed{\texttt{Ctrl}} + \boxed{2}$ shortcut or by choosing the **Tools** \rightarrow **Filter synthesis** menu entry. The user can choose between different types of filters and the filter class (lowpass, highpass, bandpass or bandstop). Also the appropriate corner frequencies and the order must be configured. When setup correctly you press the **Calculate and put into Clipboard** button. The program will indicate if it was possible to create the appropriate filter schematic. If so, the application passes the schematic to the system wide clipboard.

Back in the schematic editor you can paste the filter design into the schematic using the [Ctr] + [V] shortcut or by choosing the Edit \rightarrow Paste menu entry.




Figure 51: Schematic for 5th order Bessel band-pass filter

The schematic shown in fig. 51 was automatically created by the filter synthesis program and can be simulated as is. It contains the LC-ladder network forming the actual filter, the two S-parameter ports (the AC power sources) as well the S-parameter simulation block with the appropriate frequencies pre-configured. Additionally there is an equation computing the transmission and reflection of the filter network in dB.




Figure 52: S-parameters of the band-pass filter

The results of the S-parameter simulation are depicted in fig. 52. In the logarithmic cartesian diagram the transmission of the filter clearly shows the band-pass behaviour between the selected frequencies 1MHz and 2MHz. Additionally the input- and output reflections can be seen in the two Smith charts.

Now two AC setups will be created to calculate the same S-parameters as found in the previous simulation. In fig. 53 the LC-ladder network is unchanged but the S-parameter ports are replaced by a 50Ω resistor and an AC voltage source in series. Also there is now an AC simulation block with the same frequency sweep chosen as in the previous S-parameter simulation.




Figure 53: S-parameters at port 1 of the band-pass filter using AC analysis At this point some theory must be stressed.

S-parameters are defined by ingoing (a) and outgoing (b) power waves:

$$a = \frac{V + Z_0 \cdot I}{2 \cdot \sqrt{Z_0}}$$
$$b = \frac{V - Z_0 \cdot I}{2 \cdot \sqrt{Z_0}}$$

whereas Z_0 denotes the reference impedance the S-parameters will be normalized to. With this definition the two-port S-parameters can be written as:

$$S_{11} = \frac{b_1}{a_1}\Big|_{b_2 = 0} \qquad S_{21} = \frac{b_2}{a_1}\Big|_{b_2 = 0} \qquad S_{22} = \frac{b_2}{a_2}\Big|_{b_1 = 0} \qquad S_{12} = \frac{b_1}{a_2}\Big|_{b_1 = 0}$$

Back at the schematic in fig. 53. The amplitude of the AC voltage source V1 is set to 1V (but can be any other value different from zero) and the side condition $b_2 = 0$ is fulfilled by setting the amplitude of the AC voltage source V2 to 0V. The additional equations just calculate the S-parameters as they are defined from the AC simulation values.

Please note the current directions through the AC voltages sources V1.i and V2.i. They must be considered by the unary minus in the equations.

The results of this simulation again show the filter transmission function as we already know it from the S-parameter simulation. Also the reflections at port 1 look identical.

In the second schematic shown in fig. 54 the second port is handled. The amplitude of the AC voltage source V2 is set to 1V and the side condition $b_1 = 0$ considered by a zero AC voltage source V1. Again the appropriate equations are used to compute the two remaining S-parameters.

The below simulation results again verified that we can perform a partial S-parameter analysis using the AC simulation block and some additional equations. The diagrams in fig. 54 and fig. 52 are identical.




Figure 54: S-parameters at port 2 of the band-pass filter using AC analysis

Recapitulating we learned from this example that a S-parameter simulation is a number of AC simulations with some additional calculation formulas. This is true though the actual simulation algorithms implemented in Qucs are completely different.