Qucs

A Tutorial Ques Simulation of SPICE Netlists

Mike Brinson

Copyright © 2007 Mike Brinson <mbrin72043@yahoo.co.uk>

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation. A copy of the license is included in the section entitled "GNU Free Documentation License".

Introduction

During the 1960's and 70's, the academic community worked tirelessly to develop computer simulation programs that could act as aids in the process of circuit design. One of the best known of these programs is SPICE¹. First released in 1972 by the University of California at Berkeley, SPICE has become an industrial standard circuit simulator. Ques is a modern circuit simulation program which attempts to bring together a range of established and emerging circuit simulation technologies to form a "Quite Universal Circuit Simulator". Although not yet finished, a substantial part of the central core of the package is functioning, allowing it to be used as a simulation engine for the analysis and design of real circuits. Many of the basic circuit components and simulation domains found in SPICE are also available in Ques. Over the last three decades the SPICE simulation circuit netlist language has become a standard for describing, interchanging and publishing semiconductor device models and circuit data. Today, most semiconductor device manufacturers provide SPICE models or subcircuit netlists for their discreet components and integrated circuits. One area where Ques and SPICE differ significantly is in their circuit file netlist formats which are very different². Ques cannot directly simulate standard SPICE circuit netlists but requires them to be converted to their Ques equivalent prior to simulation. The purpose of this tutorial note is to introduce readers to a number of techniques that allow SPICE netlists to be simulated by Ques, secondly to indicate the limitations of the current SPICE to Ques netlist conversion process, and finally to present a preview of how Ques is likely develop in the future in the area of SPICE netlist compatibility.

The basic SPICE netlist format

SPICE simulation input data are text files which describe circuit structure, component data and requested simulation tasks for the circuit who's performance is being simulated. Such text files form the fundamental input data to the SPICE simulation engine, and normally include:

- A title statement
- Circuit node names
- Circuit element values
- Voltage and current source descriptions
- Analysis command statements

¹The origins and background to the development of the SPICE simulator are described by Ronald A. Rohrer in Circuit Simulation - the early years, illuminating SPICE's strengths, uncovering weaknesses, and projecting its future, IEEE Circuits and Devices, 1992, pp 32-37.

²The Ques netlist grammar is defined in appendix A1, of the Ques Technical Papers.

- Output data statements
- Other command statements

In SPICE 2^3 circuit node names (nets) are identified by integers numbered from 0 to 9999. SPICE 3^4 allows a mixture of letters and numbers for node names. All circuit nodes must have a DC path to ground. Ground node is always node 0 and is considered global. Circuit element values are expressed as integers or real numbers in scientific notation, for example 5, 0.5e1 5.0, or in engineering notation using suffixes. The available SPICE suffixes are f = 1e-15 (femto), p = 1e-12 (pico), n = 1e-9 (nano), u = 1e-6 (micro), mil = 25e-6, m = 1e-3 (milli), k = 1e3 (kilo), meg = 1e6 (mega), g = 1e9 (giga) and t = 1e12 (tera). Component unit abbreviations are allowed in circuit value descriptions. However, these must not be separated from their associated values by spaces. Commonly used unit abbreviations are V = Volt, A = Amps. Hz = Hertz, ohm = Ohm(Ω), H = Henry, F = Farad and deg = Degree. SPICE input data files have the following format:

- 1. Title
- 2. * starts a comment line
- 3. Circuit description
- 4. Simulation directives
- 5. Data output directives
- 6. .end

A typical SPICE input data file for a discreet component circuit is shown in Fig. 1. In this netlist all nodes are shown numbered, following the SPICE 2 node naming convention. Also the power supply, AC input signal generator and output load are not included. Essentially, the netlist shown in Fig. 1 represents the amplifier without any external components connected to it. Although Ques cannot directly simulate SPICE netlists the software does contain a SPICE to Ques netlist conversion program called QUESCONV. This routine takes as input a SPICE netlist file and outputs an equivalent Ques formatted netlist file. The Ques netlist file can be read and simulated by the Ques simulation engine. To make the process transparent, and indeed straightforward for users, the conversion stage in simulating SPICE netlist files⁵ has been automated via the Ques GUI simulate command (F2 key).

³A guide to SPICE 2 features and simulation data format is given in SPICE Version 2G User's Guide, A Vladimirescu, Kaihe Zhang, A.R. Newton, D. O. Pederson and A. Sangiovanni-Vincentelli, August 1981, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Ca., 94720, US.

⁴See SPICE 3 Version 3F User's Manual, B. Johnson, T. Quarles, A.R. Newton, D. O. Pederson and A. Sangiovanni-Vincentelli, October 1992, Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Ca., 94720, US.

⁵For convenience SPICE netlist files are often denoted with the extention cir and stored in a Ques project under the *other* category.

```
* A two-stage BJT amplifier.
 Input node 2, output node 9
 Power supply Vcc connected to node 10
c1 2 3 10 uf
r1 3 10 200k
r2 \ 3 \ 0 \ 50 k
r5 10 4 12k
q1 4 3 5 qmod
r6 5 0 3.6 k
c2 4 6 10 uf
c4 5 0 15uf
r3 10 6 120k
r4 6 0 30k
r7 10 7 6.8k
q2 7 6 8 qmod
r8 \ 8 \ 0 \ 3.6 \, k
c5 8 0 25 uf
c3 7 9 10 uf
.model qmod npn (is=2e-16 bf=50 br=1 rb=5 rc=1 re=0
+ cje=0.4pf vje=0.8 me=0.4 cjc=0.5pf vjc=0.8 ccs=1pf va=100)
.end
```

Figure 1: SPICE netlist for a simple two stage BJT amplifier.

SPICE netlist files can be linked to a Ques SPICE netlist schematic symbol.⁶ These in turn can be connected, on a schematic, to any other appropriate Ques component symbol or user defined symbol. Figure 2 shows the resulting schematic for the two stage BJT circuit. In this diagram the external voltage sources and amplifier load have been added together with the usual Ques icons for DC and AC simulation of the circuit. During simulation Ques treats the SPICE netlist component as a subcircuit⁷ and generates the appropriate Ques netlist code. For example, the netlist shown in Fig. 3 illustrates the Ques style netlist code for the two stage BJT amplifier. Simulation of the two stage BJT amplifier gives the output waveforms displayed in Fig. 4.

⁶The schematic symbol SPICE netlist can be found in the file components section of the components icon lists on the left hand side of the GUI. Its connection pin list may be setup and edited via the Edit SPICE component properties dialogue.

⁷Hence the need to separate the external voltage sources and amplifier load from the main amplifier circuit.




Figure 2: Ques schematic for the two stage amplifier represented by the SPICE netlist shown in Fig. 1.

```
.Def:stoq_nll_cir _net2 _net9 _net10 _ref
C:C3 _net7 _net9 C="10uF"
          C:C5 _net8 _ref C="25uF"
          R:R8 _net8 _ref R="3.6k"
          BJT:Q2 _net6 _net7 _net8 _ref Type="npn" Is="2e-16" Bf="50" Br="1"
Rb="5" Rc="1" Re="0" Cje="0.4pF" Vje="0.8" Mje="0.4" Cjc="0.5pF"
                                   \begin{array}{c} Vjc = "0.8" \quad Cjs = "1 \text{ Fr} \\ Vjc = "0.8" \quad Cjs = "1 \text{ Fr} \\ Vaf = "100" \quad Nf = "1" \quad Nr = "1" \quad Ikf = "0" \quad Ikr = "0" \quad Var = "0" \\ Ise = "0" \quad Ne = "1.5" \quad Isc = "0" \quad Nc = "2" \quad Rbm = "0" \quad Irb = "0" \quad Mjc = "0.33" \quad Xcjc = "1" \\ \end{array} 
                                  Vjs="0.75" Mjs="0" Fc="0.5" Vtf="0" Tf="0" Xtf="0" Itf="0" Tr="0"
          R\!:\!R7 _net10 _net7 R\!="6.8\,k"
          R:R4 _net6 _ref R="30k"
          R:R3 _net10 _net6 R="120k"
          C:C4 _net5 _ref C="15uF"
         C:C2 _net4 _net6 C="10uF"
R:R6 _net5 _ref R="3.6k"
          BJT:Q1 _net3 _net4 _net5 _ref Type="npn" Is="2e-16" Bf="50" Br="1"
                                  \begin{array}{c} \text{Rb}="1000\ \text{C}\ \text{B}\ \text{C}\ \text{C
                                  Ise="0" Ne="1.5" Isc="0" Nc="2" Rbm="0" Irb="0" Mjc="0.33" Xcjc="1"
                                  V_{js} = "0.75" M_{js} = "0" Fc = "0.5" Vtf = "0" Tf = "0" Xtf = "0" Itf = "0" Tr = "0"
          R:R5 _net10 _net4 R="12k"
          R:R2 _net3 _ref R="50k"
          R:R1 _net3 _net10 R="200k"
          C:C1 _net2 _net3 C="10uF"
 . Def: End
```

Figure 3: Ques format netlist for the two stage BJT amplifier: NOTE -In this listing the entries for Q1 and Q2 have been edited so that they fit on the text page.




Figure 4: Simulation waveforms for the two stage amplifier.

Defining symbols for Ques SPICE netlist components

Ques automatically generates the symbol for a SPICE netlist component and does not allow users to edit the resulting symbol. One of the disadvantage of this feature is that the placement of the symbol input and output pins may be in a position which is contrary to accepted use or signal flow direction. To overcome this limitation a user defined symbol may be constructed where the SPICE netlist component is embedded within the new symbol. Figure 5 illustrates such a symbol for the two stage BJT amplifier and the resulting Ques netlist for the new symbol is shown in Fig. 6. From Fig. 6 we observe that embedding a SPICE netlist symbol, within a user defined symbol, introduces an additional subcircuit call in the resulting Ques netlist; this is probably a small price to pay for the convenience that a user defined symbol brings to the overall simulation process.




Figure 5: User defined symbol for the two stage BJT amplifier.

```
. Def: stoq_fig5_amp \_net0 \_net1 \_net2
Sub:X1 _net0 _net1 _net2 gnd Type="stoq_nl1_cir"
. Def: End
.Def:stoq_nl1_cir _net2 _net9 _net10 _ref
  C\!:\!C3 _net7 _net9 C="10uF"
  C:C5 _net8 _ref C="25uF"
R:R8 _net8 _ref R="3.6k"
  BJT:Q2 _net6 _net7 _net8 _ref Type="npn" Is="2e-16" Bf="50" Br="1"
         \begin{array}{c} Rb = "5" \ Rc = "1" \ Re = "0" \ Cje = "0.4pF" \ Vje = "0.8" \ Mje = "0.4" \ Cjc = "0.5pF" \\ Vjc = "0.8" \ Cjs = "1pF" \ Vaf = "100" \ Mf = "1" \ Mr = "1" \ Ikf = "0" \ Ikr = "0" \ Var = "0" \end{array} 
         Ise = "0" Ne = "1.5" Isc = "0" Nc = "2" Rbm = "0" Irb = "0" Mjc = "0.33" Xcjc = "1"
         Vjs="0.75" Mjs="0" Fc="0.5" Vtf="0" Tf="0" Xtf="0" Itf="0" Tr="0"
  R:R7 _net10 _net7 R="6.8k"
  R:R4 _net6 _ref R="30k"
  R:R3 _net10 _net6 R="120k"
  C:C4 _net5 _ref C="15uF"
  C:C2 _net4 _net6 C="10uF"
  R:R6 _net5 _ref R="3.6k"
 BJT:Q1 _net3 _net4 _net5 _ref Type="npn" Is="2e-16" Bf="50" Br="1"
Rb="5" Rc="1" Re="0" Cje="0.4pF"Vje="0.8" Mje="0.4" Cjc="0.5pF"
         Vjc="0.8" Cjs="1pF" Vaf="100" Nf="1" Nr="1" Ikf="0" Ikr="0" Var="0"
Ise="0" Ne="1.5" Isc="0" Nc="2" Rbm="0" Irb="0" Mjc="0.33" Xcjc="1"
Vjs="0.75" Mjs="0" Fc="0.5" Vtf="0" Tf="0" Xtf="0" Itf="0" Tr="0"
  R:R5 _net10 _net4 R="12k"
  R:R2 _net3 _ref R="50k"
R:R1 _net3 _net10 R="200k"
  C:C1 _net2 _net3 C="10uF"
. Def:End
```

Figure 6: Ques format netlist for the two stage BJT amplifier represented by a user defined symbol: NOTE -In this listing the entries for Q1 and Q2 have been edited so that they fit on the text page.

Handling SPICE subcircuits

Although Ques treats SPICE netlist components as subcircuits the SPICE to Ques netlist conversion process still allows SPICE subcircuits to be defined within the SPICE file being converted. Such subcircuits then become local subcircuits to the SPICE netlist component to which they are attached. This allows complex circuits consisting of many related, but often different, circuit blocks to be represented by a single symbol in a Ques schematic. In such cases the resulting symbol represents a true subsection of an entire circuit rather than a simple single circuit function subcircuit. To demonstrate this feature consider the following examples; (1) a multisection LC delay line and (2) a CMOS ring counter.

Subcircuit example 1: a multisection LC delay line


The SPICE netlist for a ten section LC passive delay line is shown in Fig. 7. In this listing each LC delay section is represented by a SPICE subcircuit and these sections are connected in series to form the overall delay line. Figures 8 and 9 present the resulting Ques netlist and generated waveforms obtained with the test circuit shown in Fig. 10.

Subcircuit example 2: a two section CMOS ring counter

Subcircuit example one only contains a single local subcircuit. The next example demonstrates how SPICE listings with more than one subcircuit are handled by Ques. Such circuits are representative of more complex electronic systems which form easily identifiable subsystem blocks.⁸ Fig. 11 shows the SPICE netlist for a simple two section CMOS ring counter. This circuit is modelled at discreet component level and uses basic level one MOS parameters to define the MOS transistors. These are then combined to form NAND and NOR subcircuits. Again for completeness the resulting Ques netlist is shown in Fig. 12 together with a typical set of counter input and output signal waveforms, Fig. 13.

⁸One significant advantage that Ques has when compared to netlist entry only circuit simulators is that it is possible the define schematic symbols for subsystem blocks that comprise discreet components and one or more local subcircuits. These may then be employed like any other Ques symbols when constructing circuit schematics.

```
* Z0 = 320 Ohm.
.subckt lc n1 n2 \,
l1 n1 n2 10uh
c1\ n2\ 0\ 10\,pf
.ends
rs n<br/>9 n10 320<br/>ohm
x1 n10 n11 lc
x2 n11 n12 lc
x3 n12 n13 lc
x4 n13 n14 lc
x5 n14 n15 lc
x6 n15 n16 lc
x7 n16 n17 lc
x8 n17 n18 lc
x9 n18 n19 lc
x10 n19 n20 lc
rl n20 0 3200hm
.end
```



```
.Def:stoq_fig10a _net0 _net10 _net1 _net2 _net3 _net4
                     _net5 _net6 _net7 _net8 _net9
Sub: X1 \_net0 \_net10 \_net1 \_net2 \_net3 \_net4
               _net5 _net6 _net7 _net8 _net9 gnd Type="test3_pp_cir"
. Def: End
.Def:test3_pp_cir _netN9 _netN11 _netN12 _netN13 _netN14 _netN15 _netN16 _netN17 _netN18 _netN19 _netN20 _ref
  R:RL _netN20 _ref R="320Ohm"
  Sub:X10 \_ref \_netN19 \_netN20 Type="LC"
  Sub:X9 _ref _netN18 _netN19 Type="LC"
  Sub:X8 _ref _netN17 _netN18 Type="LC"
  Sub:X7 _ref _netN16 _netN17 Type="LC"
  Sub:X6 _ref _netN15 _netN16 Type="LC"
Sub:X5 _ref _netN14 _netN15 Type="LC"
  Sub:X4 \_ref \_netN13 \_netN14 Type="LC"
  Sub:X3 _ref _netN12 _netN13 Type="LC"
Sub:X2 _ref _netN11 _netN12 Type="LC"
  Sub:X1 _ref _netN10 _netN11 Type="LC"
  R:RS _netN9 _netN10 R="320Ohm"
  .Def:LC _ref _netN1 _netN2
  L:L1 \_netN1 \_netN2 L="10uH"
  C:C1 _netN2 _ref C="10pF"
  . Def:End
. Def: End
```

Figure 8: Ques netlist for a 10 section LC delay line: NOTE -In this listing the entries for the .Def statements have been edited so that they fit on the text page.




Figure 9: Simulation waveforms for a 10 section LC delay line.




Figure 10: LC delay line test circuit.

```
* Two stage CMOS ring counter circuit.
*
x1 1 5 6
           nand2
x2 1 6 7
           nand2
x3 3 6 2
           nand2
x4 2 7 3
           nand2
x5 1 2 8
           nor2
\mathbf{x6}
   1 \ 8 \ 9
           nor2
x7 5 8 4
           nor2
x8 4 9 5
           nor2
.model modp pmos( vto=-1~{\rm kp}{=}10{\rm u}
                             cgdo=0.2n cgso=0.2n cgbo=2n)
+
.model modn nmos(vto=1 kp=10u
                             cgdo=0.2n cgso=0.2n cgbo=2n)
+
*
.subckt nand2 1 2 3
m1 3 1 4 4 modp w=40u l=5u
m2 3 2 4 4 modp w=40u l=5u
m3 5 1 0 0 mod<br/>n w=20u l=5u
m4 3 2 5 5 mod<br/>n w=20u l=5u
c1 1 0 10p
c2 \ 2 \ 0 \ 10 p
vcc 4 0 pulse ( 0 5 0 1ns 1ns 1 2)
.ends
*
.subckt nor2 1 2 3
m1 4 1 7 7 modp w=40u l=5u
m2 3 2 4 4 modp w=40u l=5u
m3 3 2 0 0 modn w=20u l=5u
m4 3 1 0 0 modn w=20u l=5u
c1 \ 1 \ 0 \ 10 p
c2 2 0 10p
vcc 7 0 pulse ( 0 5 0 1ns 1ns 1 2)
.ends
\ldots end
```

Figure 11: SPICE netlist for a two section CMOS ring counter.

```
# Ques 0.0.11 /media/hda2/OPAMP_templates/test_stoq_fig11a.sch
.Def:stoq_fig11a_cir _net1 _net4 _ref
  .Def:NOR2 _ref _net1 _net2 _net3
  Vpulse:VCC _net7 _cnet0 U1="0" U2="5" T1="0" Tr="1ns" Tf="1ns" T2="1"
  MOSFET:M1 _net1 _net4 _net7 _net7 Type="pfet" W="40u" L="5u" Vt0="-1"
          Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  MOSFET:M2 _net2 _net3 _net4 _net4 Type="pfet" W="40u" L="5u" Vt0="-1"
          Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  MOSFET:M3 _net2 _net3 _ref _ref Type="nfet" W="20u" L="5u" Vt0="1"
          Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  MOSFET:M4 _net1 _net3 _ref _ref Type="nfet" W="20u" L="5u" Vt0="1"
          Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  C:C1 _net1 _ref C="10p"
  C:C2 _net2 _ref C="10p"
  Vdc:VCC _cnet0 _ref U="0"
  . Def:End
   .Def:NAND2 _ref _net1 _net2 _net3
  Vpulse:VCC _net4 _cnet1 U1="0" U2="5" T1="0" Tr="1ns" Tf="1ns" T2="1"
  MOSFET:M1 _net1 _net3 _net4 _net4 Type="pfet" W="40u" L="5u" Vt0="-1"
          Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  MOSFET:M2 _net2 _net3 _net4 _net4 Type="pfet" W="40u" L="5u" Vt0="-1"
Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  MOSFET:M3 _net1 _net5 _ref _ref Type="nfet" W="20u" L="5u" Vt0="1"
Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  MOSFET:M4 _net2 _net3 _net5 _net5 Type="nfet" W="20u" L="5u" Vt0="1"
Kp="10u" Cgdo="0.2n" Cgso="0.2n" Cgbo="2n" Is="1e-14" N="1"
          Lambda="0" Gamma="0" Phi="0.6"
  C:C1 _net1 _ref C="10p"
C:C2 _net2 _ref C="10p"
  Vdc:VCC _cnet1 _ref U="0"
   . Def:End
  Sub:X8 _ref _net4 _net9 _net5 Type="NOR2"
  Sub:X7 \_ref \_net5 \_net8 \_net4 Type="NOR2"
  Sub:X6 _ref _net1 _net8 _net9 Type="NOR2"
  Sub:X5 _ref _net1 _net2 _net8 Type="NOR2"
Sub:X4 _ref _net2 _net7 _net3 Type="NAND2"
  Sub:X3 _ref _net3 _net6 _net2 Type="NAND2"
  Sub:X2 _ref _net1 _net6 _net7 Type="NAND2"
Sub:X1 _ref _net1 _net5 _net6 Type="NAND2"
. Def: End
Sub:X1 vin vout gnd Type="stoq_fig11a_cir"
Vrect:V1 vin gnd U="5 V" TH="1 us" TL="1 us" Tr="1 ns" Tf="1 ns" Td="0 ns"
.TR:TR1 Type="lin" Start="0" Stop="30u" Points="1000" IntegrationMethod="Trapezoidal"
LTEfactor="1" Solver="CroutLU" relaxTSR="no" initialDC="yes" MaxStep="0"
```

Figure 12: Ques netlist for a two section CMOS ring counter: NOTE -In this listing the entries for MOSFETs and transient analysis have been edited so that they fit on the text page.




Figure 13: Two stage CMOS ring counter signal waveforms.

Limitations when converting SPICE netlists

Not all SPICE netlists can be converted to Ques netlist format and simulated by Ques⁹. There are a number of reasons for this. The first and most obvious is due to the fact that some SPICE components have not been implemented in Ques yet. Nonlinear controlled voltage and current sources are an example.¹⁰ There are also a number of detailed differences between the SPICE and Ques implementation of components common to both simulators, one being the lack of PWL features in the Ques independent voltage and current sources. A second area that represents a significant limitation, for those readers who regularly write SPICE netlists as part of their simulation work, is the fact that Ques contains a much greater range of predefined primitive components that are not available in either the SPICE 2 or SPICE 3 simulators. Perhaps this is not so much a limitation but an indication of the current development effort being put into Ques by the development team. As the development of Ques progresses it is expected that all the component features found in SPICE will have a corresponding entry in Ques¹¹.

Extending the SPICE netlist language

The standard SPICE 2 and SPICE 3 hardware description languages do not allow (1) component values to be defined by algebraic equations¹² or (2) parameters to be passed to subcircuits. This makes writing universal subcircuit models very difficult, forcing semiconductor device manufacturers to issue individual SPICE models for each device they manufacture rather than a single generalised model¹³ for a given type of integrated circuit. A well known example being the SPICE Boyle¹⁴ operational amplifier models. A number of current commercial circuit simulators¹⁵ have been extended to include the parameter based features outlined above. In the case of those simulators based on the unextended Berkely SPICE 2G6 or SPICE $3F5^{16}$ code a different approach is often adopted. This is

 $^{^{9}}$ A number of Ques users have reported problems in the past when trying to simulate SPICE netlists for components that have been published by device manufactures, see for example, "Ques SPICE error - please...", William Flyn <WF215@ca...>, 29.8.2006, Ques help forum.

¹⁰SPICE 2 polynomal controlled voltage and current sources and SPICE 3 type B sources are not implemented in any of the Ques versions so far released. Their implementation is on the to-do list but no date for their implementation has been fixed yet.

¹¹Future plans in this area are discussed in a later section of these notes.

 $^{^{12}}$ Please note this is not strictly true as SPICE 3 B sources can be defined by equations involving simulation variables and other data.

¹³In a generalised model only one model description is provided for each generic component/circuit. Different component models are formed by passing parameters to the generalised model. SPICE employs this approach to represent semiconductor devices through the use of the .model statement. However, in the .model case the code for each type of semiconductor device is hardwired into the simulator code rather than being defined by a subcircuit.

¹⁴Boyle,G.R., B.M. Cohn, D.O. Pederson, and J.E. Solomon, 1974, Macromodeling of integrated circuit amplifiers, IEEE Journal of Solid-State Circuits (December).

¹⁵For example PSPICE, HSPICE and IS-SPICE.

¹⁶For example NGSPICE, TCLSPICE and WINSPICE.

based on the use of a preprocessor, similar to that found in the C language, which takes as input a parameter and equation style netlist and outputs a standard SPICE netlist with the parameters and equations evaluated to give a numerical result. The advantage of this approach is that the preprocessor can be used with any SPICE simulator or indeed with Ques. Two such preprocessors are SPICEPRM and SPICEPP.¹⁷ The flow diagram for the Ques simulation sequence including a SPICE preprocessing stage is shown in Fig. 14. This diagram clearly shows how both standard SPICE and parameterised netlists can be linked into the Ques simulation cycle. Of the two SPICE preprocessors introduced above SPICEPP is probably the most useful from a Ques users point of view¹⁸ as it adds more features to the overall simulation process. Hence the notes that follow will concentrate on describing how SPICEPP can be used with Ques.

The SPICEPP preprocessor

SPICEPP¹⁹ is a preprocessor for Berkeley SPICE 3F5, adding support for a number of structures found in commercial SPICE simulators, specifically SPICE commands .param, .global, .lib, .temp, .meas and inline comments (\$). The remainder of these notes explain the use of commands .param, .global and the inline comment as these add specific functionality to Ques that is not provided by other sections of the Ques simulation software. The definition of these commands are:

- .param data=dataval <data2=dataval2> The .param statement adds the ability to parameterise SPICE data, including component values, voltages, currents and equations.
- .globel node1 <node2> The .global statement causes the named nodes to override local subcircuit nodes of the same name.
- Algebraic statements are enclosed in quotes ' ²⁰.
- Inline comments start with the \$ symbol and continue to the end of a line.

¹⁷(1) Andrew J. Borsa, SPICEPRM, A SPICE preprocessor for parameterised subcircuits, V 0.11, 1996, <andy@moose.mv.com> (SPICEPRM can be downloaded from the Sourceforge.net ngspice project.) and (2) John Shaehen, SPICEPP, A SPICE proprocessor for SPICE 3F5, V 1.5, 2000, <john@reptechnic.com.au>. (SPICEPP can be downloaded from the Sourceforge.net tclspice project.)

 ¹⁸SPICEPP was written after SPICEPRM and extends the facilities offered by SPICEPRM.
 ¹⁹SPICEPP is written in PERL. The SPICEPP.pl script should be copied to a directory on your search

path. On my system I keep it in the Ques bin directory. PERL must also be installed on your system.

 $^{^{20}}$ The ' character can be found on the most left key on the row of numerical keys (' $1\ 2\ 3\ 4\ 5\ 6\ 7\ 8\ 9\ 0$ -) - this is the case on my keyboard.




Figure 14: Flow diagram of Ques simulator stages including SPICE preprocessing.

Circuit template models

When modelling devices or circuits for simulation a particularly productive approach is the use of a universal template that can be employed to generate models for devices of the same type but with different characteristics. By simply changing the parameters embedded in a universal template a new device model is generated when the netlist code is passed through the SPICEPP preprocessor. Consider the SPICE template model shown in Fig. 15. This represents a simple modular AC macromodel²¹ for an OP AMP. OP AMP internal pins are given by integers and external pins by names in SPICE 3 format. The parameters for a UA741 OP AMP are shown listed at the start of the SPICE preprocessor netlist. These are used in the calculation of the component values in later sections of the netlist. In all cases parameters must be defined before they are used in component calculations. Passing this listing through the SPICEPP $preprocessor^{22}$ and generating a Ques user defined symbol for the UA741 OP AMP results in the Qucs netlist and symbol shown in Figures 16 and 17. An application of the generated UA741 OP AMP model is shown in Fig. 18. This circuit is a notch filter. In Fig. 18 the band rejection characteristic of the filter are realised by a twin-T RC network. Figure 19 shows the simulated small signal transfer characteristics of this filter.

²¹Details of the model derivation can be found in the Ques Modelling Operational Amplifiers tutorial, Ques Web site.

²²The SPICEPP PERL script can be run from a shell using the command *spicepp.pl name.pp* > *name.cir*, where name is the name of the file to be processed.

```
* Device pins 1. input in_n , in_p
*
                2. output out
*
* ua741 OP AMP parameters
.param voff = 0.7m
. param ib = 80n
.param ioff = 20n
.param\, \, rd \, = \, 2meg
. param cd = 1.4 p
.param cmrrdc = 31622.8
.\,\mathrm{param}\ \mathrm{fcmz}\ =\ 200.0
.param aoldc = 199526
.\,\mathrm{param}\ \mathrm{gbp}\ =\ 1\,\mathrm{meg}
. param fp2 = 3meg
.param ro = 75.0
*
* input stage
voff1 in_n 6 'voff/2'
voff2 7 in_p 'voff/2'
ib1 0 6 ib
ib2
      7 0 ib
ioff1 7 6 'ioff/2'
r1 6 8 'rd/2'
      7 8 'rd/2'
r2
cin1 6 7 cd
* common-mode zero stage
*
ecm1 12 0 8 0 '1e6/cmrrdc'
rcm1 12 13 1meg
ccm1 12 13 '1/(2 * 3.1412 * 1e6 * fcmz)'
rcm2 13 0 1
\ast differential and common-mode
* signal summing stage
gmsum1 \ 0 \ 14 \ 7 \ 6 \ 1
gmsum2 \ 0 \ 14 \ 13 \ 0 \ 1
rsum1 14 0 1
* voltage gain stage 1
gmp1 \ 0 \ 9 \ 14 \ 0 \ 1
rado 9 0 aoldc
cp1 9 0 '1/(2 * 3.1412 * gbp)'
* voltage gain stage 2
gmp2 0 11 9 0 1
* output stage
eos1 10 0 11 0 1
ros1 10 out ro
*
```

Figure 15: SPICE template preprocessor netlist for a UA741 AC modular OP AMP model.

```
.Def:stoq_fig17 _net0 _net1 _net2
Sub:X1 _net0 _net1 _net2 gnd Type="stoq_fig15_cir"
. Def:End
.Def:stoq_fig15_cir _netIN_N _netOUT _netIN_P _ref
  R:ROS1 _net10 _netOUT R="75"
  VCVS:EOS1 _net11 _net10 _ref _ref G="1"
C:CP2 _net11 _ref C="5.30583e-08"
  R:RP2 _net11 _ref R="1"
  VCCS:GMP2 _net9 _ref _net11 _ref G="1"
C:CP1 _net9 _ref C="1.59175e-07"
R:RAD0 _net9 _ref R="199526"
  VCCS:GMP1_net14_ref_net9_ref G="1"
R:RSUM1_net14_ref R="1"
  VCCS:GMSUM2 _net13 _ref _net14 _ref G="1"
  VCCS:GMSUM1 _net7 _ref _net14 _net6 G="1"
R:RCM2 _net13 _ref R="1"
  C:CCM1 _net12 _net13 C="7.95874e-10"
  R:RCM1 _net12 _net13 R="1M"
  VCVS:ECM1 _net8 _net12 _ref _ref G="31.6228"
  C:CIN1 _net6 _net7 C="1.4e-12"
  R:R2 \_net7 \_net8 R="1e+06"
  R:R1 _net6 _net8 R="1e+06"
Idc:IOFF1 _net7 _net6 I="1e-08"
  Idc:IB2 _net7 _ref I="8e-08"
  Idc: IB1 \_ref \_net6 I = "8e - 08"
  Vdc:VOFF2 _net7 _netIN_P U="0.00035"
  Vdc:VOFF1 _netIN_N _net6 U="0.00035"
. Def: End
```

Figure 16: Ques netlist for a UA741 AC modular OP AMP model.




Figure 17: Ques symbol for a UA741 AC modular OP AMP model.




Figure 18: A twin-T notch filter circuit.




Figure 19: Small signal transfer characteristics for a twin-T notch filter circuit.

Building circuit design equations into netlists

Figure 20 illustrates a bandpass filter that has a bandwidth which is small compared to it's center frequency. The circuit is often referred to as the Dalyiannis-Friend filter after its developers. The filter center frequency f_0 , voltage gain magnitude H_0 , bandwidth B and Q factor are given by the following equations:

- $f_0 = \frac{1}{2\pi C \sqrt{(R_1 \| R_2) R_3}}$, where $C = C_1 = C_2$
- $H_0 = \frac{R_3}{2R_1}$

•
$$B = \frac{1}{\pi R_3 C}$$

• $Q = \frac{f_0}{B} = \frac{1}{2} \sqrt{\frac{R_3}{R_1 \| R_2}}$

When designing a filter for a specific specification, for example say $f_0 = 1kHz$, B = 200Hzand $H_0 = 10$, values for the filter resistor and capacitor values need to be calculated. This can, of course, be done manually. However, this process is often tedious, especially if a number of filters need to be designed each with different specifications. Circuit simulators are by their very nature primarily designed to analyse and simulate the performance of circuits who's component values are known. As such they are tools for analysis rather than design. In practice, of course, engineers employ circuit simulators to check their circuit designs. Ques is attempting to bridge the gap between design and analysis by using addon software components for designing circuits with well understood structures and design procedures²³.

 $^{^{23}{\}rm The}$ Qucs Tools drop-down menu lists the currently available design functions that have been implemented with release of Qucs you are using.




Figure 20: The Dalyiannis-Friend bandpass filter circuit.

In the previous section it was shown that the SPICEPP preprocessor could be used to calculate model component values. By a simple extension of this concept it is also possible to embed design equations into a netlist. Shown in Fig. 21 is a SPICEPP netlist for the Dalyiannis-Friend filter. The UA741 OP AMP is modelled with a SPICE subcircuit called **opamp_ac** and has its own set of parameters²⁴. The first set of design parameters represent the filter specification and are used in the SPICEPP conversion process to calculate the filter resistor and capacitor component values. Note also the use of inline comments for documenting the netlist code. Figures. 22 and 23 show a basic filter test circuit and the resulting simulation transfer functions. Hence, not only can the SPICEPP preprocessor be used for setting up device models but it can also aid the design of entire circuit blocks provided design equations are available for a given circuit configuration. By combining SPICEPP with Qucs a very significant design/analysis tool becomes available opening up new possibilities for Qucs users.

 $^{^{24}\}mathrm{These}$ are defined within a subcircuit and should have names unique to the subcircuit model being defined.

```
* Delyiannis Friend Bandpass filter design
* Design parameters
                          $ Filter center frequency (Hz)
.param fc = 2000.0
. param bw = 200.0
                          $ Filter bandwidth (Hz)
.param q =
               10.0
                          $ Filter q factor = f0/bw
. param r_{3iv} = 200k
                          $ Assumed value for rf3
.\, param \ h0 = 10.0
                          $ Filter f0 gain magnitude
* Filter circuit pins: input n1, output n3
r3 n3 n4 r3iv
c1 n2 n3 'q/(3.1412*fc*r3iv)'
c2 n2 n4 'q/(3.1412*fc*r3iv)'
r1 n1 n2 'r3iv/(2*h0)'
r2 n2 0 'r3iv/( (4*q*q)-(2*h0) )'
x1 0 n4 n3 opamp_ac
*subcircuit ports: in+ in-
                                out
.subckt opamp_ac in_p in_n out
*
* ua741 OP AMP parameters
. param voff = 0.7m
. param ib = 80n
. param i off = 20n
. param rd = 2meg
.param\,cd\,=\,1.4\,p
. param cmrrdc = 31622.8
.\,param\ fcmz\ =\ 200.0
.param aoldc = 199526
. param gbp = 1 meg
. param fp2 = 3meg
. param ro = 75.0
* input stage
voff1 in_n 6 'voff/2'
voff2 7 in_p 'voff/2'
ib1 0 6 ib
      7 0 ib
ib2
ioff1 7 6 'ioff/2'
      6 8 'rd/2'
r1
      7 8 'rd/2'
\mathrm{r}\,2
cin1 6 7 cd
\ast common-mode zero stage
ecm1 12 0 8 0 '1e6/cmrrdc'
rcm1 12 13 1meg
ccm1 12 13 '1/(2 * 3.1412 * 1e6 * fcmz)'
rcm2 13 0 1
* differential and common-mode signal summing stage
gmsum1 \ 0 \ 14 \ 7 \ 6 \ 1
gmsum2 \ 0 \ 14 \ 13 \ 0 \ 1
rsum1 14 0 1
* voltage gain stage 1
gmp1 \ 0 \ 9 \ 14 \ 0 \ 1
rado 9 0 aoldc
cp1 9 0 '1/(2 * 3.1412 * gbp)'
* voltage gain stage 2
gmp2 0 11 9 0 1
rp2 11 0 1
cp2 11 0 '1/(2 * 3.1412 * fp2)'
* output stage
eos1 \ 10 \ 0 \ 11 \ 0 \ 1
ros1 10 out ro
.ends
```

Figure 21: SPICEPP netlist for the Dalyiannis-Friend filter.




Figure 22: The Dalyiannis-Friend bandpass filter test circuit.




Figure 23: Simulated small signal AC transfer functions for the Dalyiannis-Friend bandpass filter.

Global nodes

In the SPICE 2 and SPICE 3 hardware description languages only the earth node is global. By convention this is given node name 0 and is assumed by the SPICE language passer to be earth whenever it occurs in a circuit netlist. When connecting discreet components with other subcircuit blocks there is often a need for other nodes to be designated global; the classic example being power supply nodes. SPICEPP allows nodes to designated as global. These are effectively connected together to form one net covering both outside and inside subcircuits. The best way to understand the use of global nodes is to consider an example. Figure 11 gives the SPICE netlist for the two section CMOS ring counter. Many readers would possibly have noticed that in this netlist both the NAND2 and NOR2 subcircuits include internal voltage sources²⁵. This is, of course, not necessary and indeed inefficient from a simulation point of view. A better approach would be to link individual gates with a power supply net. The SPICEPP netlist given in Fig. 24 illustrates how the .global command can be used to define a global power supply node. After passing this code through SPICEPP the SPICE netlist printed in Fig. 25 results. Simulation with Ques gives the same waveforms displayed in Fig. 13.

²⁵The DC voltage supply for each logic block is generated by a pulse source. This has the effect of simulating the rising edge of the power supply switch on transient and aids DC convergence.

```
* Two stage CMOS ring counter circuit.
* External nodes: input 1, output 4, +ve supply nvcc
*global node
*
.global nvcc
*
x1 1 5 6
          nand2
x2 1 6 7
          nand2
x3 3 6 2
          nand2
x4 2 7 3
          nand2
x5 1 2 8
          nor2
x6 1 8 9
          nor2
x7 5 8 4
          nor2
x8 4 9 5
          nor2
.model modp pmos( vto=-1~\rm{kp}{=}10u
                            cgdo=0.2n cgso=0.2n cgbo=2n)
+
.model modn nmos(vto=1 kp=10u
                           cgdo=0.2n cgso=0.2n cgbo=2n)
^+
*
.subckt nand2 1 2 3
ml 3 1 nvcc nvcc modp w=40u l=5u \,
m2 3 2 nvcc nvcc modp w=40u l=5u
m3 5 1 0 0 modn w=20u l=5u
m4 3 2 5 5 modn w=20u l=5u
c1 \ 1 \ 0 \ 10p
c2\ 2\ 0\ 10p
*vcc 4 0 pulse ( 0 5 0 1ns 1ns 1 2)
.ends
*
.subckt nor2 1 2 3
m1 4 1 nvcc nvcc modp w=40u l=5u
m2 3 2 4 4 modp w=40u l=5u
m3 3 2 0 0 modn w=20u l=5u
m4 3 1 0 0 mod<br/>n w=20u l=5u
c1 \ 1 \ 0 \ 10 \, p
c2 \ 2 \ 0 \ 10 p
*vcc 7 0 pulse ( 0 5 0 1ns 1ns 1 2)
.ends
```

Figure 24: SPICEPP netlist for a two section CMOS ring counter with global power supply net node nvcc.

```
* Two stage CMOS ring counter circuit.
x1 1 5 6 nvcc nand2
x2 1 6 7 nvcc nand2
x3 3 6 2 nvcc nand2
x4 2 7 3 nvcc nand2
x5 1 2 8 nvcc nor2
x6 1 8 9 nvcc nor2
x7 5 8 4 nvcc nor2
x8 4 9 5 nvcc nor2
.model modp pmos vto=-1 kp=10u cgdo=0.2n cgso=0.2n cgbo=2n
.model mod<br/>n nmos vto=1 kp=10u cgdo=0.2n cgso=0.2n cgbo=2n 
.subckt nand2 1 2 3 nvcc
m1 3 1 nvcc nvcc modp w=40u l=5u
m2 3 2 nvcc nvcc modp w=40u l=5u
m3 5 1 0 0 \mod w=20u l=5u
m4 3 2 5 5 modn w=20u l=5u
c1 1 0 10p
c2 2 0 10p
.ends
.subckt nor2 1 2 3 nvcc
m1 4 1 nvcc nvcc modp w=40u l=5u
m2 3 2 4 4 modp w=40u l=5u
m3 3 2 0 0 modn w=20u l=5u
m4 3 1 0 0 modn w=20u l=5u
c1 1 0 10p
c2\ 2\ 0\ 10\,p
.ends
```

Figure 25: SPICE netlist for a two section CMOS ring counter with global power supply net node nvcc.

End Note

This tutorial note describes how SPICE netlists can be simulated using Ques. The text is much more than a basic outline of the processes needed to link SPICE circuit files to Ques. While writing this note an attempt has been made to stress the fact that topics like SPICE/Ques netlist compatibility and conversion are important to the future development of Ques. So an interesting, and thought provoking question, is how does Ques develop next in relation to SPICE and indeed how best is it to make sure that Qucs users can get the most from all the published SPICE information and device models? After all there is no point in reinventing the wheel! Complete compatibility with SPICE will not be possible until all the basic SPICE 2 and SPICE 3 primitive components are added to Qucs. This will take time but is happening as the Ques team develops the package²⁶. Adding equations to component calculations is a very much a current active topic in Ques development. Recently, Michael Magraf has added parameter passing to the Ques GUI. Stefan Jahn will add the necessary simulator routines for handling equations and parameter passing when time allows. In the long term not only will it be possible to determine component values using calculations at the simulation initialisation phase but it will also be possible to allow such components to be dependent on simulation voltage and current variables. Ques will

²⁶Michael Magraf has recently added a four terminal transmission line to Ques. Future testing will confirm if this is similar to the SPICE T component.

then be able to simulate circuits containing nonlinear voltage and current sources like the SPICE 3 B component. These notes are very much a report on some of the work on Ques device modelling I have been doing in recent months. Again if there is enough interest in this area of Ques development I will upgrade them in the future. My thanks to Stefan Jahn for all his encouragement while I have been developing the material reported in this tutorial note.